

EFOP-3.4.3-16-2016-00009

A felsőfokú oktatás minőségének és hozzáférhetőségének együttes javítása a Pannon Egyetemen

FPGA-BASED EMBEDDED SYSTEM DEVELOPMENT (VEMIVIB334BR)



Created by Zsolt Voroshazi, PhD

voroshazi.zsolt@mik.uni-pannon.hu

Updated: 3. Apr. 2024.





BEFEKTETÉS A JÖVŐBE

SZÉCHENYI 2020



Magyarország Kormánya



6. VIVADO – EMBEDDED SYSTEM

Adding peripherals to BSB from IP Catalog #2 (PMOD, GPIO)





Európai Unió Európai Strukturális és Beruházási Alapok



Magyarország Kormánya

Topics covered

- 1. Introduction Embedded Systems
- 2. FPGAs, Digilent ZyBo development platform
- 3. Embedded System Firmware development environment (Xilinx Vivado "EDK" Embedded Development)
- 4. Embedded System Software development environment (Xilinx VITIS "SDK")
- 5. Embedded Base System Build (and Board Bring-Up)
- 6. Adding Peripherals (from IP database) to BSB
- 7. Adding Custom (I2C IP and XADC) Peripherals to BSB
- 8. Development, testing and debugging of software applications Xilinx VITIS (SDK)
- 9. Design and Development of Complex IP cores and applications (e.g. camera/video/ audio controllers)

Important notes & Tips

- Make sure that the path of the Vivado/VITIS project to be created does NOT contain accented letters or "White-space" characters!
- Have permissions on the drive you are working on:
 - If possible, DO NOT work on a network / USB drive!
- The name of the project and source files should NOT start with a number, but they can contain a number! (due to VHDL)
- Use case-sensitive letters consistently in source file and project!
- If possible, the name of the project directory, project and source file(s) should be different and refer to their function for easier identification of error messages.
- The directory path should be no longer than 256 characters!



XILINX VIVADO DESIGN SUITE

Adding IP (I2C) cores to the Embedded Base System





Európai Unió Európai Strukturális és Beruházási Alapok

BEFEKTETÉS A JÖVŐBE



Magyarország Kormánya

Task

- Vivado Block Designer
 - Add IP (Intellectual Property) cores to the formerly elaborated block design (Embedded Base System) from the *IP Catalog*,
 - Parameterize IP blocks, set connections, interfaces, address, and external ports (modify .XDC if needed),
- VITIS SDK
 - Customize **compiler** settings,
 - Creating a software application (from pre-defined template)

Main steps to solve the task

- Create a new project based on previous laboratory (slide 05.) by using the Xilinx Vivado (IPI) embedded system designer,
 - LAB02_A project \rightarrow Save as... \rightarrow LAB05
- Select and add GPIO (LED) peripherals to the base system
- Parameterize and connect them, make external ports
- Overview of the created project,
 - Implementation and Bitstream generation (.BIT) is now necessary, because PL side will also be configured!
- Create peripheral "TestApp" software application(s) running on ARM by using the Xilinx VITIS environment (~SDK),
- Verify the operation of the completed embedded system and software application test on Digilent ZyBo.



XILINX VIVADO DESIGN SUITE

LAB02_A. LED controller (GPIOs)





Európai Unió Európai Strukturális és Beruházási Alapok

BEFEKTETÉS A JÖVŐBE



Magyarország Kormánya

Test system to be implemented



PS side:

- ARM hard-processor (Core0)
- Internal OnChip-RAM controller
- UART1 (serial) interface
- External DDR3 memory controller

PL (FPGA)

- (A) LAB02_A: GPIO inputs
 - PBSs: Push Button
 - DIPs: Switches
- (B) LAB02_B: GPIO outputs
 - LED controller

Project – Open / Save as...

- Start Vivado
 - Start menu → Programs → Xilinx Design Tools → Vivado
 2020.1
- Open the previous project! (LAB02_A)
 - − File \rightarrow Project \rightarrow Open... / Open Recent...
 - <projectdir>/LAB02_A/<system_name>.xpr →
 Open
- File \rightarrow Project \rightarrow Save As... \rightarrow LAB02_B

(This will save the former project LAB02_A as LAB02_B)

Task 1.) Adding LED controller

Vivado:

- LED controller: integrate and connect AXI_GPIO peripherals selected from the Vivado IP catalog to the base system (4 pieces of LEDs),
- GPIO IP instance should be named as "leds".
- GPIO Board interface: select "leds_4bits".
- Base Address: 0x4123_0000 (size: 64 K)
- Assign external GPIO LED port to FPGA pins (led_pin),
- Examine Block Design and Generate Bitstream
 VITIS (~SDK):
- Create a Peripheral test application (PeriphTest) in the VITIS
 SDK environment (based on the former app lab02.c !),
- Test verification of FW-SW plans on the ZyBo platform.

Vivado – Completed design



Task 2.) SW – LED counter(s)

- Modify the Peripheral Test SW application (lab02_a.c) in order to flash the LEDs by increasing the value of a N=4-bit counter.
 - Apply the PeripheralTest template
 (see GpioOutputExample () function in details!)
- Help:
 - Use the built-in data types (e.g. u8)
 - Since sys_clk = ? (100 MHz), delay the LEDs up / down (by using a for () cycle) so that the flash time can be perceptible: ~1 sec.
 - Use macros from the xparameters.h file if a possible build error(s) occurs
 - Examine and set LED_DELAY, N=GpioWidth! (2^N)
 - Solution: BER_lab2b_led8bit_count.zip

Task 3.) SW – LED strings

- Modify the application of the **Peripheral Test SW** in the former Task 2.) so that the value of the 4 LEDs is always shifted by one position to the left (as an ascending binary weight counter).
- Help: BER_lab2b_led8bit_shift.zip.

```
0001
0010
0100
1000
```

Solution:

```
for (LedBit = 0x0; LedBit < (2^GpioWidth); LedBit++)
XGpio_DiscreteWrite(&GpioOutput, LED_CHANNEL, 3 <<
LedBit);</pre>
```

Task 4.) "Knight Rider" LED strings

- Modify the application of the Peripheral Test SW in the former Task e 3.) so that the value of the LEDs is always shifted by one position to the left and when it reaches the end, it moves backwards to the right (using an increasing and then decreasing binary weight counter). Put it into infinite loop.
- Help: BER_lab2b_led8bit_knightrider.zip
 Solution:

...

```
for (LedBit = 0x0; LedBit < (2^GpioWidth); LedBit++)
XGpio_DiscreteWrite(&GpioOutput, LED_CHANNEL, 3 << LedBit);</pre>
```

```
for (LedBit = (2^GpioWidth); LedBit >= 0x0; LedBit--)
XGpio_DiscreteWrite(&GpioOutput, LED_CHANNEL, 3 << LedBit);</pre>
```





XILINX VIVADO DESIGN SUITE

LAB02_C. PMOD_TMP temperature measurement (AXI_I2C controller / PS_I2C controller).



Test system to be implemented



PS side:

- ARM hard-processor (Core0)
- Internal OnChip-RAM controller
- UART1 (serial) interface
- External DDR3 memory controller

PL (FPGA)

- (A) LAB02_A: GPIO inputs
 - PBSs: Push Button (nyomógomb kezelő)
 - DIPs: Switches (kapcsoló kezelő)
- (B) LAB02_B: GPIO outputs
 - LED controller
- (C) LAB03_C: I2C component

Main steps to solve the task

• Create a new project based on previous laboratory (slide 05.) by using the Xilinx Vivado (IPI) embedded system designer,

- LAB02_A project \rightarrow Save as... \rightarrow LAB02_C

- Select and add AXI_I2C (or PS_I2C) peripheral controller to the base system
- Parameterize and connect them, make external ports
- Overview of the created project,
 - Implementation and Bitstream generation (.BIT) is now necessary, because PL side will also be configured!
- Create peripheral "TestApp" software application(s) running on ARM by using the Xilinx VITIS environment (~SDK),
- Verify the operation of the completed embedded system and software application test on Digilent ZyBo.

References

• Digilent PMOD TMP2 temperature sensor modul (I²C):

<u>https://store.digilentinc.com/pmod-tmp2-temperature-sensor/</u>

https://reference.digilentinc.com/reference/pmod/pmodtmp2/reference-manual

• Analog Devices ADT7420 sensor IC:

<u>http://www.analog.com/media/en/technical-documentation/data-sheets/ADT7420.pdf</u>

• Analog Devices – Digilent Wiki page:

http://wiki.analog.com/resources/alliances/digilent

Reference design for FPGA (inc. SW drivers)

<u>http://wiki.analog.com/resources/fpga/xilinx/pmod/adt7420</u>

• I²C standard:

Dr. Fodor Attila, Dr. Vörösházi Zsolt: Beágyazott rendszerek, TÁMOP 4.1.2 (PE MIK, Villamosmérnöki és Információs Rendszerek Tanszék) 2011. – in hungarian - <u>http://tananyagfejlesztes.mik.uni-pannon.hu/</u>

I2C Wikipedia: <u>https://en.wikipedia.org/wiki/I%C2%B2C</u>

Digilent PMOD_TMP2

• I²C based temperature sensor and

temperature controller peripheral module

- $T_A = -40^{\circ}C \dots +150^{\circ}C$,
- max. scalable to 16-bit resolution,
- An average accuracy better than 0.25 °C,
 - 13 = 9+4 bit mode: 1/2⁴ = 0.0625 °C,
 - 16 = 9+7 bit mode: 1/2⁷ = 0.0078 °C,
- I^2C interface, 4 selectable (jumper) with I^2C address (A_1 - A_0)
 - "Daisy Chain" option (7/10 bit addressing)
- Continuous conversion in every 240ms,
- Programmable treshold (max/min CT), external pins as threshold (INT),
- 3.3V or 5V interface support,
- No calibration required!



ADT 7420

• Block diagram:

FUNCTIONAL BLOCK DIAGRAM



• PMOD TMP2 signals / I²C addresses:

Connector J1 – I2C Communications								
Pin	Signal	Description						
1,2	SCL	I2C Clock						
3, <mark>4</mark>	SDA	I2C Data						
5, 6	GND	Power Sup	Power Supply Ground					
7, 8	VCC	Power Sup	ply (3.3V/5V)					

	Address	es			
	JP2	JP1	Address		
≻	Open	Open	0x4B (0b10010	11)	
	Open	Shorted	0x4A (0b10010	10)	
	Shorted	Open	0x49 (0b10010	01)	
	Shorted	Shorted	0x48 (0b10010	00)	

Philips I²C standard (1982)





 Data Transfer is initiated with a START bit
 (S) signaled by SDA being pulled low while SCL stays high (pull-down).

 SDA sets the 1st data bit level while keeping SCL low (during blue bar time).
 The data is sampled (received) when SCL rises (green) for the first bit (B1).

4. This process repeats, SDA transitioning until **SCL is low** again, and the data being read while **SCL is high** (**B2**, **Bn**).

5. A *STOP bit* (P) is signaled when SDA is pulled high while **SCL** is **high**.

Reserved Address		8 Bit Byte		
Index	7 bit Ac	ddress	R/W Value	Description
	MSB (4bit)	LSB (3bit)	1 bit	
1	0000	000	0	General Call
2	0000	000	1	START BYTE
3	0000	001	Х	CBUS Address
4	0000	010	х	Reserved For Different Bus Format
5	0000	011	Х	Reserved For Future Purpose
6	0000	0XX	х	HS-mode Master Code
7	1111	1XX	1	Device ID
8	1111	0XX	Х	10-bit slave addressing

"Master write(0) to / read(1) from the Slave"

Adding I²C controller to the Base System I.

- Add I²C controller two possible ways by
 - a.) adding PL-side AXI_I2C IP core, OR
 - b.) enabling PS-side (PS_I2C0/1) IIC controller in Zynq PS7
- Add an AXI_IIC controller to the Block Diagram (IP Catalog)

	Diagram 🗙 Addre	ss Editor	× IP C	atalog ×		Add IP (double click)	
	Cores Interfaces							
ID Catalog	Q ¥ ≑ ≉	3						
filter to "iic"	Search: Q- iic			(1	1 match)		<u> </u>	
	Name	^1 AXI4		Status	License	VLNV		
	🗸 🚍 Vivado Repositor	y						
		ocessing						
	V 🖨 AXI Periphe	eral						
	V 🖨 Low Sp	ed Periphe	ral					
	AXI II	C AXI4		Poduction	Included	xilin		
			🝌 Add	P				×
Select AXI_IIC IP	2		?	Would you like to it as an RTL mod	add 'AXI GPIO' IP to dule to your project?	your block design,	, or customize it and add	
				Add IP to Block De	sign Custo	omize IP	Cancel	

Adding AXI IIC peripheral interface to the Base System II.

(2.0)				
ocumentation 📄 IP Location C Sw	vitch to Defaults			Board interface: "custom" by default.
) Show disabled ports	Component Name axi_iic_0			
	Board IP Configuration			SCLK: 100 KHz
	IIC Parameters			Address mode: 7 bit
	SCL Clock Frequency (in KHz)	100 🚱	[1.0 - 1000.0]	
	Address mode	7 bit 🗸 🗸		
	SCL Inertial delay (in AXI clocks)	0 🛞	[0 - 255]	
+ S_AXI IC +	SDA Inertial delay (in AXI clocks)	0	[0 - 255]	
s_axi_aresetn gpo[0:0]	Active state of SDA	1 v		
	Other Parameters			
	AXI Clock Frequency (in MHz)	25	[25.0 - 300.0]	
	General Purpose Output width	1	[1 - 8]	CPIO oboppol width
	Default GPO Port Output Value	0x00	0	1
· · · · · · · · · · · · · · · · · · ·				

Run Autorouter (AXI_IIC)



Block Design – Analyze



AXI IIC – Set memory address

- Block Design → select "Address Editor" view
- Assign "UnMapped" IP peripherals to the ARM's address range:
 - a.) automatic vs. b.) manual address generation



AXI IIC – Assign ports to external pins

The **AXI_IIC** instance must be connected to the FPGA (PL-side) pins on the ZyBo card (PMOD **JE** 3-4 signals):

- 1. The AXI_IIC ports must also be connected to the external physical FPGA pins,
- 2. If necessary, we also define the names of the external ports (ending in _pin), then
- 3. In the <system> .XDC file you will need to specify constraints (proper FPGA pins).



Block Design – Layout synthesis

- Block Design must be updated:
 - Regenerate Layout
 - Validate Design (DRC)
 - Flow Navigator \rightarrow Run Synthesis
 - Then Open Synthesized Design , OK
- Finally, two FPGA I/O pins must also be assigned to the external ports (IIC_pin)!
 - Layout menu \rightarrow "IO Planning" layout view







IO Planning - Incorrect pin assignment

 Note: If you immediately start the "Run Implementation" without constraining pins, you will receive the following error message:

Tcl Console	Messages	x Log	Reports	Design Runs			place_design ERROR 🛛 🌖
Q ¥ €	₽ ▼ ₽	Ô	🗹 🌖 Erro	r (5) 🗌 🕛 Warni	g (33) 🗌 🚺 Info (675) 🗌 🕡 Status (23	8) Show All
🗸 📬 Impleme	entation (5 error	rs)					
🗸 🕞 Plac	e Design (5 err	rors)					
	[Place 30-58] IC The following a IO Group: 0 with Term: iic_pin_s Term: and iic_p) placemen re banks w h : SioStd: L scl_io bin_sda_io	iti sinfeasible ith available p .VCMOS18 V(e. Number of unplace pins: CCO = 1.8 Terminatio	l terminals (2) is greate n: 0 TermDir: BiDi Rang	r than number of available jeld: 1 Drv: 12 has only 0 s	e sites (0). sites available on device, but needs 2 sites.
((1 more like this	s)					
9	[Place 30-374] I Below is the pa	IO placer fa artial placer	iled to find a nent that can	solution be analyzed to see if	ny constraint modifical	ions will make the IO plac	ement problem easier to solve.

- Cause: Vivado tryed to assign the I2C signals
 - But assigned bad pin location and IO Standard (LVCMOS 1.8V)

ZyBo - PMOD connectors

Pmod JA (XADC)	Pmod JB (Hi-Speed)	Pmod JC (Hi-Speed)	Pmod JD (Hi-Speed)	Pmod JE (Std.)	Pmod JF (MIO)	Now we use the standard PMOD
JA1: N15	JB1: T20	JC1: V15	JD1: T14	JE1: V12	JF1: MIO-13	JE 3-4 connector
JA2: L14	JB2: U20	JC2: W15	JD2: T15	JE2: W16	JF2: MIO-10	pins:
JA3: K16	JB3: V20	JC3: T11	JD3: P14	JE3: J15	JF3: MIO-11	i2c_scl : J15
JA4: K14	JB4: W20	JC4: T10	JD4: R14	JE4: H15	JF4: MIO-12	i2c_sda: H15
JA7: N16	JB7: Y18	JC7: W14	JD7: U14	JE7: V13	JF7: MIO-0	
JA8: L15	JB8: Y19	JC8: Y14	JD8: U15	JE8: U17	JF8: MIO-9	
JA9: J16	JB9: W18	JC9: T12	JD9: V17	JE9: T17	JF9: MIO-14	
JA10: J14	JB10: W19	JC10: U12	JD10: V18	JE10: Y17	JF10: MIO-15	





https://www.xilinx.com/support/documentation/university/XUP%20Boards/XUPZYBO/documentation/ZYBO_RM_B_V6.pdf

I/O Planning - Correct pin assignment I.

1. One option is to use Vivado IO Planning (GUI) SYNTHESIS → Open Synthesized Design → I/O Planning



Finally *File* → *Save Constraints* or CTRL+S.

Name the file: "lab02c.xdc"

IO Planning - Correct pin assignment II.

2. Another option is to edit .XDC constraints

File \rightarrow Add Sources \rightarrow Add or Create constraints

– Create File, then giva a name: "lab02c.xdc"

Sources × Netlist Device Constraints ? _ □ □	Package × Device × lab02c.xdc ×
Q ¥ € + ? ● 0 ✿	E:/BER_2019_Vivado2018.3/lab02_c/project_4/project_4.srcs/constrs_1/new/lab02c.xdc
 Design Sources (1) System_wrapper(STRUCTURE) (system_wrapper.vhd) (1) 	Q ₩ ← → X ■ ■ X // ■ ♀
 system_i : system (system.bd) (1) system(STRUCTURE) (system.vhd) (7) Constraints (1) constrs_1 (1) lab02c.xdc (target) Simulation Sources (1) Utility Sources 	<pre>1 set_property OFFCHIP_TERM NONE [get_ports IIC_pin_scl_io] 2 set_property OFFCHIP_TERM NONE [get_ports IIC_pin_sda_io] 3 set_property PACKAGE_PIN_J15 [get_ports IIC_pin_scl_io] 4 set_property PACKAGE_PIN_H15 [get_ports IIC_pin_sda_io] 5 set_property IOSTANDARD LVCMOS33 [get_ports IIC_pin_scl_io] 6 set_property PULLUP true [get_ports IIC_pin_scl_io] 7 set_property PULLUP true [get_ports IIC_pin_sda_io] 8 set_property PULLUP true [get_ports IIC_pin_sda_io]</pre>

Finally *File* \rightarrow *Save Constraints* or CTRL+S. Name the file: "lab02c.xdc"



Implementation and Bitstream generation

• Flow Navigator menu \rightarrow **Run Implementation**

Run Implementation

- It can filter out possible wrong assignments / errors,
- Warning messages are allowed (the design can be implemented),
- Some floating wires are also allowed (e.g. Peripheral Reset, etc.).
- While Vivado is working you can check out the synthesis/implementation reports!
- Finally, run the Bitstream generation:
- Flow Navigator → Generate Bitstream

Q&A 1.) Reports

• How many resources are occupied on PL-side? Reports \rightarrow Report Utilization (or Project Summary \sum)

+	+	F		++
Site Type	Used	Fixed	Available	Util%
<pre>+ Slice LUTs LUT as Logic LUT as Memory LUT as Distributed RAM LUT as Shift Register Slice Registers Register as Flip Flop</pre>	+ 971 899 72 0 72 1196 1196	0 0 0 0 0	17600 17600 6000 35200 35200	++ 5.52 5.11 1.20 3.40 3.40
Register as Latch	0	0	35200	0.00
F7 Muxes	8	0	8800	0.09
F8 Muxes	4	0	4400	0.09
+	+			++
0 25	50 75	5 100		

35

Q&A 2.) I/O Planning

- Check where the I2C pins are located on the FPGA?
 - Package Pins?
 - Direction?
 - I/O Standard?
 - Pull type?



	Direction	Package Pin	Fixed	Bank	I/O Std	Vcco	Vref	Drive Strength		Slew Type	Pull Type
Scalar ports (2)											
🧇 iic_pin_scl_io	INOUT	J15 🗸 🗸		35	LVCMOS33*	3.300		12	Υ.	SLOW 🗸	PULLUP
🤣 iic_pin_sda_io	INOUT	H15 🗸 🗸		35	LVCMOS33*	3.300		12	Υ.	SLOW 🗸	PULLUP

VIVADO Export HW → VITIS (~SDK)

• File \rightarrow Export \rightarrow Export Hardware...

2020.x: at least an Elaborated Design must be able to be exported to HW!

À Export Hardware Platfor	m	×
HLY Editions	Export Hardware Platform This wizard will guide you through the export of a hardware platform for use in the Vitis or PetaLinux software tools. To export a hardware platform, you will need to provide a name and location for the exported file and specify the platform properties.	
	Platform type	
E XILINX ₅	Expandable A platform supporting acceleration.	
	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Cancel	

VIVADO Export HW → VITIS (cont.)

Select "Include bitstream" option as output:

	Hence the PL (FPGA) side has been configured, a bitstream
🝌 Export Hardware Platform	(.BIT) file generation is required!
Output	
Set the platform properties to inform downstream tools of the intended use	of the target platform's hardware design. 🥼 🖡
 Pre-synthesis This platform includes a hardware specification for downstream soft 	tware tools.
1 Include bitstream This platform includes the complete hardware implementation and software tools.	bitstream, in addition to the hardware specification for
< <u>B</u>	ack <u>N</u> ext > <u>F</u> inish Cancel

Export HW → VITIS (cont.)

Set XSA* file name and export directory path:

Enter the namestored.	e of your hardware platform file, and	the directory where the XSA file will be	∽
XSA file nam	ne: system_wrapper	6	3
Export to:	F:/Vivado_2020.1/lab02_c	⊗	
	The XSA will be written to: F:\Vivao	do_2020.1\lab02_c\system_wrapper.xsa	
	< <u>B</u> ack	<u>Next ></u> <u>Finish</u> Cancel	
		🝌 Export Hardware Platform	

*Xilinx® Support Archive: new hw descriptor format since VITIS 2020.x (see the next slide)



USING XILINX VITIS

LAB02_C. Creating a software test application





Európai Unió Európai Strukturális és Beruházási Alapok

BEFEKTETÉS A JÖVŐBE



Magyarország Kormánya

VITIS – General steps of application development

1. Creating a Vivado project, then Export HW \rightarrow VITIS, $\sqrt{}$

- 2. Creating a new application or an application generated from a C/C ++ template (e.g. *TestApp* peripheral test):
 - a. Importing .XSA
 - b. Generating and compiling an application project containing a platform and a domain inside (~BSP: Board Support Package),
 - c. Generating a Linker Script (specifying memory sections, . LD),
 - d. Writing / generating and compiling the SW application
- 3. Setup a Serial terminal/Console (USB-serial port),
- 4. Creating a 'Debug Configuration' for hardware debugging
- 5. Connecting and setup a JTAG-USB programmer,
 - Configuring the FPGA (.BIT if PL-side existing)
- 6. Debug (insert breakpoints, stepping, run, etc.)





From Vivado: Tools menu \rightarrow Launch VITIS IDE

OR externally

Start menu \rightarrow Programs \rightarrow Xilinx Design Tools \rightarrow Xilinx VITIS 2020.1

Do Not run Xilinx VITIS HLS 2020.1 !

- Set workspace directory properly (lab02_c):
 - Recommended to use vitis_workspace as a subdirectory in your lab folder. Then Launch...



Xilinx VITIS – Create Application

Recall the steps of the former LAB01/LAB02_A!

1. Create a new application project

- File \rightarrow New \rightarrow Application Project...

2. Platform – Create a new platform from HW (XSA)

- Browse... for LAB02_C system_wrapper.xsa. Open it.
- Do not select the "Generate boot components"

3. Application project details

- Type "TestApp" as project name
- Type "TestApp_system" as system project name
- Select ps7_cortexa9_0 as target ARM core 0
- 4. Domain: leave settings as default (standalone)

Example I.) Creating TestApp application

Vew Application Project		_		
Templates				
Select a template to create your project.				
Available Templates:				
Find: 02 🗉 🖻	Hello World			
✓ SW development templates	Let's say 'Hello World' in C.			
Dhrystone				
1 Empty Application		1. Sele	ct "Empty	
Empty Application (C++)		ady	lication". FINISH.	
Hello World				
IwIP Echo Server		2. It wi	ll takes ~1min tir	ne 🙂
IwIP TCP Perf Client				
IwIP TCP Perf Server				
IwIP UDP Perf Client				
IwIP UDP Perf Server				
Memory Tests				
OpenAMP echo-test				
OpenAMP matrix multiplication Demo				
OpenAMP RPC Demo				
Peripheral Tests				
RSA Authentication App				
Zynq DRAM tests				
Zyng FSBL				
?	< Back Next >	Finish	Cancel	

VITIS GUI – Main window



VITIS – HW platform

Vitis workspace - system wrapper/platform	n spr - Vitis IDF								ΠX
File Edit Search Xilinx Project Wir	ndow Help								—
📑 • 🗐 🐚 🕲 • 🔦 • 🏘 • O •	- 🛷 - 🖸 💋	1 🖬 🧐 🗇 🕶 🖒 👻					Quic	k Access 🛛 🕜 Desig	n 🎋 Debug
🖌 Explorer 🛛 🕞 🖏 🗎	<u>n _ n U</u>	👗 TestApp_system 🛛 💥 TestAr	op 🖌 🖌 syster	n_wrapper 🛛	2		- 8	🗄 Outline 🛛	- 8
✓ system_wrapper > ⊖ bitstream		Hardware Platform Spec	cification		-		^	An outline is not availa	able.
> 🔁 export		Design Information							
 >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>		Target FPGA Device: 7z010 Part: xc7z010clg Created With: Vivado 202 Created On: Sun Oct 18 Note: To view ip parameters, doub Address Map for processor ps7_c	400-1 0.1 17:39:38 2020 le-click on the cel ortexa9[0-1]	I containing ip nar	ne in any of the belo	w tables.			
> 💋 _ide				4	30 Loaded - 30 Shov	vn - 3 Selected -			
🦋 TestApp.prj		Filter:	Search:		C 1 (D A 1)	(01)(01)			
Supp systemspij		Cell	Base Address	High Address	Slave Interface	Addr Range T	уре		
🖌 Assistant 🕴 📄 🕀 🏟 🔦 🔘 🕇	\$* ~ - -	ps7_ram_0 ps7_ddr_0	0x00000000	0x0002mm	2	memory	4G Memory address map (F	PS)	
> Ef TestApp system [System]		dip	0x41200000	0x4120ffff	S_AXI	register	Check axi_iic_0 address!		
system_v_pper [Platform]		pb	0x41210000	0x4121ffff	S_AXI	register			
		ps7 uart 1	0xe0001000	0xe0001fff	- -	register			
		ps7_iop_bus_config_0	0xe0200000	0xe0200fff		register			
	_	ps7_slcr_0	0xf8000000	0xf8000fff	7 8	register	List and some in a start		
HW platform from		ps7_dma_s	0xf8003000	0xf8003fff	1	register	List and versions of used	1	
Vivado, description of		ps7_dma_ns	0xf8004000	0xf8004fff	 	register	PS/PL peripherals (below	v)	
elaborated embedded		ps7_darc_0	0xf8000000	0xf800000	-	register	U. U.		
system		Main Hardware Specifi	0000000	0,10007011		cylister	×	J.	
		🕒 Console 🔀 📳 Problems 📗	Vitis Log (i) G	uidance			0 0 5 II II	= 🕵 🚽 🖸 🕶 🛛	· · · ·
		Build Console [TestApp_system, De	bug]	L					
l I	ID In the second			ID T			ID Veesies	Deviation	
	IP Instance			IP IY	be		IP version	Register	
	dip			axi_g	Dio		2.0	Registers	
	pb			axi_g	pio		2.0	Registers	16
	axi_iic_0			axi_iid	:		2.0	Registers	40

VITIS – BSP Board Support Package

Software Platform Settings

- Selected OS: standalone
- Check the supported SW drivers (and its version): "axi_ic"



<projectdir>system_wrapper\ps7_cortexa9_0\domain_ps7_ cortexa9_0\bsp\ps7_cortexa9_0\include\xparameters.h

47

OK

Cancel

Q & A 1.)

- What is the *IP type* and *IP version* of "axi_iic_0" instance?
 - axi_iic,
 - v2.0
- What is the driver name and version of it?
 - iic,
 - v3.6
- Calculate what size they are?

- axi_iic_0: 0x4123 0000-0x4123 ffff = 64 KByte

Import C/C++ source(s)

- 1. Download and unpack the .zip archive
- 2. Import all sources to the application project

🗲 Explorer 🛛		<mark>≵</mark> ≧u ▽ □ □
🗸 📑 system_wrap	per (Out-of-date)	
🔉 ≽ bitstream		
> 🗁 export		
> 🗁 hw		
> 😕 logs	1720 Z	
> 🔁 ps7_cortex	(a9_0	
> resources	Sec.12	
V platform.s	pr Taratana wasa	1
restApp_system	em [system_wrapper domain_ps7_contex=0	1
	uomam_ps/_conexas	_v1
	1 Dight click on	application larg
N Is	I New	
R	Conv	Ctrl+C
E X 4	Darta	CHI.V
) 🌽 _ide 🛛	Paste	CER+V
K T AA	C Delete	
lestApp	Refresh	
🖌 Assistant 🖾 👔	🗉 Import Sources	
> 📑 TestApp_s	Source	>
system_wr	Move	
	Rename	

Import Sources				X
e system			(-
mport resources from the local file system.		6		
			<u>3</u>	
rom directory: F:\Vivado_2020.1\web\BER_Pmo	odTMP2_DriverFiles	~	Browse	
BER_PmodTMP2_DriverFiles	DT7420.c			^
	🗹 🖻 ADT7420.h			
4	i2c.c			
				~
nto folder: TestApp/src			Browse	
nto folder: TestApp/src Options Overwrite existing resources without warning Create top-level folder	K C	Select sour directory	Browse Ce	
nto folder: TestApp/src Options Overwrite existing resources without warning Create top-level folder << Advanced		Select sour directory	Browse	
nto folder: TestApp/src Options Overwrite existing resources without warning Create top-level folder << Advanced Create links in workspace		Select sour directory	Browse	
nto folder: TestApp/src Options Overwrite existing resources without warning Create top-level folder << Advanced Create links in workspace		Select sour	Browse	

Download the archive from lab's website:

BER PmodTMP2 DriverFiles.zip

VITIS – Project Explorer / Hierarchy



Build project

- 1. Select Application project (e.g. TestApp)
- 2. Project menu \rightarrow Build Project... in two steps:
 - a) Build BSP (system_wrapper)
 - b) Build software application (main.c) 🔯 🚍

TestApp_system [system_wrappe	er]	81	
TestApp [domain_ps7_cortex: >) Includes	a9_0]	New Move To System Project	
> C ADT7420.c		Paste	Ctrl+V
> h ADT7420.h	×	Delete	
> 💼 i2c.c	\$	Refresh	
 i2c.h i2 main.c Iscript.ld 	ک ک	Import Sources Export as Archive	
Xilinx spec		Build Project	
> 🎽 _ide		Clean Project	
🦋 TestApp.prj 🔏 TestApp_system.sprj		Generate Linker Script	
		Program FPGA	
		Create Boot Image	



Build project – Result (Console)

```
'Building target: TestApp.elf'
'Invoking: ARM v7 gcc linker'
arm-none-eabi-qcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-
build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -
LF:/Vivado 2020.1/lab02 a/vitis workspace/system wrapper/export/syste
m_wrapper/sw/system_wrapper/domain_ps7_cortexa9_0/bsplib/lib -o
"TestApp.elf" ./src/lab2_a.o -Wl,--start-group,-lxil,-lgcc,-lc,--
end-group
'Finished building target: TestApp.elf'
1 1
'Invoking: ARM v7 Print Size'
arm-none-eabi-size TestApp.elf
                                tee "TestApp.elf.size"
          data
                          dec
                                  hex filename
  text
                  bss
  22840
          1176 22584 46600
                                b608 TestApp.elf
'Finished building: TestApp.elf.size'
```

Decimal size: 46600 byte ~46 KByte . The entire program can be placed both the internal on-chip RAM 0/1 and the external DDR RAM. (On the PL / FPGA-side, however, this amount of BRAM memory should be reserved). Therefore, the executable .elf file was also generated successfully.

Correct TestApp

In file included from ../src/ADT7420.c:49:0:

- 1. ../src/ADT7420.c: In function 'ADT7420_Init':
 - ../src/ADT7420.h:49:22: error: 'XPAR_AXI_IIC_BASEADDR' undeclared (first use in this function) #define IIC_BASEADDR XPAR_AXI_IIC_BASEADDR
 - Solution: check and correct the XPAR_AXI_IIC_BASEADDR define in the ADT7420.h based on xparameters.h file

```
2.) ../src/ADT7420.h:53:28: error: expected expression before '<' token
#define ADT7420_IIC_ADDR <address>
```

- Solution: examine the ADT7420_IIC_ADDR for correct addressing (see PMOD TMP2 datasheet and former slide 20-21 pp)
- 3.) ../src/main.c: In function 'main': |../src/main.c:78:12: error: 'XPAR_RS232_UART_1_BASEADDR' undeclared (first use in this function) Xil_Out32(XPAR_RS232_UART_1_BASEADDR+0x0C, (1 << 4));</p>
 - Solution: find and check the define in ADT7240.h file

If they has been successfully corrected uncomment lines 90-94 (while) in the main.cpp.

Build

- Generate Linker Script to the interanal on-chip PS7 RAM0
 - Set the Heap / Stack size to **2KB**!
- Now rebuild the TestApp again.



Q: What is the size of TestApp.elf binary?

'Invoking: ARM v7 Print Size'
arm-none-eabi-size TestApp.elf |tee "TestApp.elf.size"
 text data bss dec hexfilename
 27468 1144 10296 38908 97fcTestApp.elf
'Finished building: TestApp.elf.size'

Connect PMOD TMP2 to ZyBo

• Be sure the proper connection for PMOD JE conn.





Embedded system and software test verification

- **Connect** the USB-serial cable (power+programmer functionality). Please 1. check: JTAG programming port
 - JP7 jumper = USB power!
 - JP5 jumper = JTAG mode!
- 2. Now **Power ON** the ZyBo platform



DONE led!

We use the **USB-serial** connector.

JTAG Header

TMS-JTAG **TDI-JTAG** TDO-FX2 **TCK-JTAG**

GND VCC3V3

TDO-FX2

cable

1x6

Creating Debug Configuration

• Select the application (TestApp) in the Project Explorer



Create a new GDB configuration

Select "Single Application Debug (GDB)" option

New configuration

✓ Debug Configurations				- 🗆	×
Create, manage, and run configurations Debug a program using Application Debugger (G	iDB).			Ś	ñ
type filter text fr. Single Application Debug Single Application Debug (GDB) Debugger_TestApp-GDB	Name: Debugger_TestApp-GDB 2 Main Application Target Setup & Debugger Common Hardware Platform: S{sdxTcfLaunchFile:project=TestApp;fileType=h	on Che	Ck all GDB	settings.	
SPM Analysis	Bitstream File: _ide/bitstream/system_wrapper.bit Use FSBL flow for initialization Initialization File: _ide/psinit/ps7_init.tcl	Search Search	Browse	Generate	
	 Summary: Reset entire system Program FPGA Skip Revision Check Run ps7_init Run ps7_post_config Enable Cross-Triggering Summary: Following operations will be perform Resets entire system. Clears the F Program FPGA fabric (PL). Runs ps7_init to initialize PS. Run ps7_post_config Enable Cross-Triggering Following operations will be perform Program FPGA fabric (PL). Runs ps7_post_config Context of the system will be performed and the system will be performed and the system reset of the system only after system will be performed and the system of the system will be performed and the system will be performed and the system will be performed and the system of the system will be performed and th	med before launc PGA fabric (PL). vel shifters from F or board power O be suspended, an ified in the Applic rkspace\TestApp\	:hing the debugge PL to PS. (Recomn N). d Applications wil cations tab. .Debug\TestApp.el	r. nended to use I be downloaded f)	
Filter matched 4 of 4 items			Revert	Apply	
0			3 Debug	Close	

Launching Debugger

	ADT7420_Init(); ADT7420_Init(); ADT7420_Display Main Menu on UART //ADT7420_DisplayMainMenu(); volatile int j = 0; Display_Temp(ADT7420_ReadTemp()); ADT7420_DisplayMainMenu(); ADT7420_ReadTemp());	^
	90 { 91 { 92 Display_Temp(ADT7420_ReadTemp()); 93 for (j = 0; j< 1000000; j++);	XSCT Console
Debugger step into this prakepoint	Connected to: Serial (COM6, 115200, 0, 8)	Info: ARM Cort _vector_table(50: B _b
	Connected to COM6 at 115200 ID Register = 0xCB	<pre>xsct% Info: AR xsct% Info: AR main() at/s</pre>
	Revision ID = 3 Manufacture ID = 25	72: Xil_IC xsct% Info: AR xsct% Info: AR
	raw temp data: 0 -> Converted temp data T = 0.000 C	92: Di xsct% Info: AF xsct% Info: AF xsct% Info: AF
	raw temp data: 416 -> Converted temp data T = 26.000 C	8%) Di

59

Set Debug-serial port (VITIS terminal)

🔄 Console 📮 Vitis Serial Terminal 🙁 💽 Executables 🏢 Vitis Log 🦹 Problems 🙀 Debugger Console 🔤 🗖	
Click on + button to add a port to the terminal.	
Set and connect	
Terminal window	
	4
Send Clear	✓ Connect to serial port ×
	Basic Settings
Possible ways to loggin via serial port:	Port: COM18 ~
1. VITIS Serial Terminal: integrated or	Baud Rate: 115200 V
2. using external program: (HyperTerminal, Putty etc.)	✓ Advance Settings
	-
	Data Bits: 8 \checkmark
• Terminal: BaudRate / Data bits according	Stop Bits: 1 ~
to the settings of PS //ART or / AXI_IIART IP	Parity: None ~
moduli	Flow Control: None ~
Derth genetices continer to MINDOWO	Timeout (sec):
• Port: COM[XY] - setting according to WINDOWS	
\rightarrow "Device Manager" \rightarrow Ports (COM &LPT)	OK Cancel
🗸 🛱 Portok (COM és LPT)	
USB Serial Port (COM18)	

TestApp – Verification result

• Check debug output on VITIS terminal. What did you experience?

 Analyze the source code! What is the difference between raw data vs. converted temperature data?

Terminate Debug process

 IMPORTANT! At the end of the HW debug, the running debug configuration must be *Terminated and Removed*!



Stop running the debug configuration and remove it (otherwise it would constantly occupy memory!)

LAB02_B and C – Summary

- To the ARM-AXI based system created in the previous (5. LAB02_A), here we added new PL-side AXI GPIO and AXI IIC peripherals from the Vivado IP catalog.
- Peripherals were properly configured and connected to the external I/O pins of the FPGA.
- We examined both the Block Diagram and the report files.
- LED displays (4) and IIC interfaces (2) on the ZyBo card have been assigned to the pin assignments.
- Finally, we verified the completed embedded system (HW+FW) and the correct operation of various SW applications (TestApp, and Peripheral Test) in VITIS unified environment.



EFOP-3.4.3-16-2016-00009

A felsőfokú oktatás minőségének és hozzáférhetőségének együttes javítása a Pannon Egyetemen

THANK YOU FOR YOUR KIND ATTENTION!





Európai Unió Európai Strukturális és Beruházási Alapok

BEFEKTETÉS A JÖVŐBE



Magyarország Kormánya