



EFOP-3.4.3-16-2016-00009

A felsőfokú oktatás minőségének és hozzáférhetőségének  
együttes javítása a Pannon Egyetemen

# FPGA-BASED EMBEDDED SYSTEM DEVELOPMENT

(VEMIVIB334BR)



Created by Zsolt Voroshazi, PhD  
[voroshazi.zsolt@mik.uni-pannon.hu](mailto:voroshazi.zsolt@mik.uni-pannon.hu)

Updated: 6. Mar. 2024.

SZÉCHENYI 2020



MAGYARORSZÁG  
KORMÁNYA

Európai Unió  
Európai Strukturális  
és Beruházási Alapok



BEFEKTETÉS A JÖVŐBE



# 4. XILINX VIVADO

Creating BSB - Base System Build and Board „bring-up”

SZÉCHENYI 2020



MAGYARORSZÁG  
KORMÁNYA

Európai Unió  
Európai Strukturális  
és Beruházási Alapok



BEFEKTETÉS A JÖVŐBE

# Topics covered

1. Introduction – Embedded Systems
2. FPGAs, Digilent ZyBo development platform
3. Embedded System - Firmware development environment (Xilinx Vivado – „EDK“ Embedded Development)
4. Embedded System - Software development environment (Xilinx VITIS – „SDK“)
- 5. Embedded Base System Build (and Board Bring-Up)**
6. Adding Peripherals (from IP database) to BSB
7. Adding Custom (=own) Peripherals to BSB
8. Development, testing and debugging of software applications – Xilinx VITIS (SDK)
9. Design and Development of Complex IP cores and applications (e.g. camera/video/audio controllers)
10. HW-SW co-simulation and testing(Xilinx Vivado ChipScope)
11. Embedded Operation System I.: Application development, testing, device drivers, and booting
12. Embedded Operation System II.: setting and starting Linux system on ARM/MicroBlaze processor

# Important notes & Tips

- Make sure that the path of the Vivado/VITIS project to be created does NOT contain **accented** letters or "White-space" characters!
- Have permissions on the drive you are working on:
  - If possible, DO NOT work on a network / USB drive!
- The name of the project and source files should NOT start with a number, but they can contain a number! (due to VHDL)
- Use case-sensitive letters consistently in source file and project!
- If possible, the name of the project directory, project and source file(s) should be different and refer to their function for easier identification of error messages.
- The directory path should be no longer than 256 characters!

# Set Hardware platform I.

- In order our „ZyBo” as HW platform can be selectable in the Vivado development environment, the following steps must be taken (for the first time only):
- Step 1.) Download the appropriate support package from the Laboratory's webpage:

(Link will redirect to the Digilent website):

## Digilent ZYBO

- Support package (\*\*):



Letölthető gyakorlati anyag

Digilent ZyBo Fejlesztőkártyához (BSP, XDC):  
XDC (FPGA lábkiosztás - GIT master):  
[Zybo-Master.xdc](#)  
Base System Pack (BSP):  
[Vivado Board Files \(2020.1\)](#)

Digilent Zybo hivatalos weboldal:  
[Zybo Zynq-7000 ARM/FPGA SoC Trainer Board](#)

Xilinx Vivado/VITIS telepítési útmutató:  
[ESD\\_00\\_VITIS\\_Vivado\\_Installation\\_guide](#)

Vivado HW manager - próba .bit:  
[TM\\_osszeado\\_3bit](#) Alaptesztek:  
hello world / memóriateszt/ periféria teszt.

# Set Hardware platform II. (cont.)

- \*\* Direct Link for Digilent board support package:  
<https://github.com/Digilent/vivado-boards/archive/master.zip>

Step 2.)

- **COPY** the entire contents of the \ **vivado-zybo-master**  
  \ **new** subdirectory in the package to the Xilinx subdirectory  
by keeping the directory structure in it
- **TO** → <Xilinx\_install\_dir> \ Vivado \ **202x.y**  
  \ data \ boards \ board\_files

Subdirectory.

- We will use the latest **B. 4** verison of board files!



# XILINX VIVADO DESIGN SUITE

Creating Embedded Base System

**SZÉCHENYI** 2020



MAGYARORSZÁG  
KORMÁNYA

**Európai Unió**  
Európai Strukturális  
és Beruházási Alapok



BEFETKTETÉS A JÖVŐBE


# Task

- Creating a new project in Xilinx Vivado
  - **Base System Builder (BSB)** - Block Designer
  - Create a simple **ARM / AXI** based embedded base system (BSB)
    - with the addition of **AXI-Lite** “bus” interface-based **Xilinx IPs** (Intellectual Property).
- Creating a software application (from pre-defined templated) in Xilinx VITIS

# Main steps to solve the task

- Create a new project using the **Xilinx Vivado (IPI)** embedded system designer,
- Overview of the created project,
  - (*Implementation and Bitstream generation if PL side is also configured!*)
- Create a „Hello world” and „Memory Test” applications running on ARM by using the Xilinx VITIS environment (~SDK),
- Verification of the completed embedded system and software application test on **Digilent ZyBo**.

# Test system to be implemented



## PS side:

- **ARM hard-processor (Core0)**
- **Internal OnChip-RAM controller**
- **UART1 (serial) interface / Global Timer**
- **External DDR3 memory controller**

PL (FPGA) side is empty, not configured: pl.

- GPIOs, LED\_IPs,
- AXI interconnection, etc. not used.

# Starting Vivado



Vivado 2020.1

Start menu → Programs → Xilinx Design Tools → Vivado 2020.x


Not Xilinx Vivado HLS !

The screenshot shows the Vivado 2020.1 interface. The top bar includes the Vivado 2020.1 logo, a search bar labeled "Quick Access", and menu options: File, Flow, Tools, Window, Help. The main window features three main sections: "Quick Start" (with Create Project, Open Project, Open Example Project options), "Tasks" (with Manage IP, Open Hardware Manager, XHub Stores options), and "Learning Center" (with Documentation and Tutorials option). On the right side, there is a "Recent Projects" list:


- project\_1  
F:/Vivado\_2020.1/project\_1
- project\_2\_zed  
E:/Vivado\_2019.2/project\_2\_zed
- project\_1  
E:/Vivado\_2019.2/project\_1
- counter4div  
E:/\_\_PE\_\_/\_VIRT\_\_/IPARI\_SZKG\_2020\_Bemutato/peldak/counter4div
- traffic\_moore\_delay\_dialight  
E:/\_\_PE\_\_/\_VIRT\_\_/IPARI\_SZKG\_2020\_Bemutato/peldak/traffic\_moore\_delay\_dialight
- project\_1  
E:/\_\_PE\_\_/\_OKTATAS\_\_/\_TERV\_MOD\_PLD\_VIB544T/2019\_vivado/\_ZHk\_/project\_1
- traffic\_moore\_dia\_led  
E:/\_\_PE\_\_/\_OKTATAS\_\_/\_DIGITALIS\_ARAMKOROK\_JI\_VI344D\_2019\_osz/hatter\_Addings\_/vivado\_traffic\_m...
- traffic\_moore  
E:/\_\_PE\_\_/\_OKTATAS\_\_/\_TERV\_MOD\_PLD\_VIB544T/2018\_vivado/E\_TMPLD\_2018\_Vivado/traffic\_moore
- mux2\_1  
E:/\_\_PE\_\_/\_OKTATAS\_\_/\_DIGITALIS\_ARAMKOROK\_JI\_VI344D\_2019\_osz/hatter\_Addings\_/vivado\_static\_h...
- traffic  
E:/\_\_PE\_\_/\_OKTATAS\_\_/\_TERV\_MOD\_PLD\_VIB544T/2019\_vivado/Radakovics/traffic

# Create a new project

- Possible ways:




# Create a new project (cont.)



Set the path and  
name of a new  
project <name.xpr>




# Create a new project (cont.)




# Choose HW development board

\*\* „Zybo” can only be selected after installing the support package (see slides 5-6)





# Project summary



# Project settings - VHDL


- Project Manager → Settings → General → Select VHDL, then OK.



# Embedded System – IP Integrator (IPI)




## IP Integrator - Create a new Block Design

1. Create Block Design, OR
2. Flow menu → Create Block Design,
3. Let it be called as “**system**”. Finally OK.



# Embedded System – Add IP

- Select block diagramm (`system.bd`)
- Add IP (CTRL+I) 
  - Select “ZYNQ7 Processing System” (= PS),
  - then double click on it.



CTRL+Q: IP details

# IP Catalog – IP database

## Open the IP Catalog:

- Project Manager → IP Catalog


## IP integration support

- „included“ = free-of-charge      vs.
- „purchased“ = licensable (trial period ~90 days)
- fast IP parameterization
- Vivado IP GUI:
  - compatibility
  - access to datasheets
  - changelog, webpage
- Vivado “design flow”: Support for Synthesis and Implementation
- .Tcl support

The screenshot shows the IP Catalog window with a red box highlighting the "IP Catalog" tab in the top navigation bar. Below the tabs, there are two buttons: "Cores" and "Interfaces". A search bar is present with a magnifying glass icon. The main area displays a hierarchical list of IP cores under "Name":

- > Math Functions
- > Memories & Storage Elements
- > Partial Reconfiguration
- > SDAccel DSA Infrastructure
- > Standard Bus Interfaces
- > Video & Image Processing
  - 2D Graphics Accelerator Bit Block
  - AXI4-Stream to Video Out
  - AXIS FIFO monitor
  - AXIS N to M

Each item in the list has columns for "Status" and "License".




# IP Peripherals

- Bus and bridge controllers
  - AXI to AXI connector
  - Local Memory Bus (LMB)
  - AXI Chip to Chip
  - AHB-Lite to AXI
  - AXI4-Lite to APB
  - AXI4 to AHB-Lite...
- Debug cores
  - Integrated Logic Analyzer
- DMA and Timers
  - Watchdog, fixed interval
- Inter-processor communication
  - Mailbox, Mutex
  - ....
- External peripheral controller Memory and memory controller
- High-speed and low-speed communication peripherals
  - AXI 10/100 Ethernet MAC controller
  - Hard-core tri-mode Ethernet MAC
  - AXI IIC
  - AXI SPI
  - AXI UART...
- Other cores
  - System monitor
  - Xilinx Analog-to-Digital Converter (XADC)
  - Clock generator, System reset module
  - interrupt controller
  - Traffic Generator, Performance monitor
  - ....

# IP repository (directory structure)

- Directory structure of IP cores (two options: local project directory or global directory = Repository)
  - {component}.xml-based descriptor
  - /MyProcessorIPLib directory (user defined)
    - Repo's subdirectories:  
**Project Manager → Settings → IP Defaults / Repository tab**
  - %XILINX\_INSTALL%\Vivado\2020.X\data\ip

PI:



PI:

```
<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xs="http://www.w3.org/2001/XMLSchema">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>axi_gpio</spirit:name>
  <spirit:version>2.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:displayName>S_AXI</spirit:displayName>
      <spirit:busType>xilinx.com</spirit:busType>
      <spirit:library>interface</spirit:library>
      <spirit:version>1.0</spirit:version>
      <spirit:abstractionType>xilinx.com</spirit:abstractionType>
      <spirit:library>interface</spirit:library>
      <spirit:version>1.0</spirit:version>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
</spirit:component>
```

# Block diagram – Run Block Automation

Diagram    Address Editor    IP Catalog

Designer Assistance available. Run Block Automation

processing\_system7\_0

„instance“ name (arbitrary)

ZYNQ

M\_AXI\_GP0\_ACLK

DDR +  
FIXED\_IO +  
M\_AXI\_GP0 +  
FCLK\_CLK0 -  
FCLK\_RESET0\_N

ZYNQ7 Processing System

IP catalog name (fixed)

Keep everything at the default setting. OK.

1

Run Block Automation

Automatically make connections in your design by checking the boxes of the blocks to connect. Select a block on the left to display its configuration options on the right.

All Automation (1 out of 1 selected)  
 processing\_system7\_0

Description

This option sets the board preset on the Processing System. All current properties will be overwritten by the board preset. This action cannot be undone. Zynq7 block automation applies current board preset and generates external connections for FIXED\_IO, Trigger and DDR interfaces.

NOTE: Apply Board Preset will discard existing IP configuration - please uncheck this box, if you wish to retain previous configuration.

Instance: /processing\_system7\_0

Options

Make Interface External: FIXED\_IO, DDR


Apply Board Preset:

Cross Trigger In: Disable


Cross Trigger Out: Disable

2


OK Cancel



# Zynq Blokk Design (DDR and I/O ports)



External DDR and IO  
ports become visible



- *Import XPS settings:* It is possible to import the settings (update the factory default preset .xml file)


# Zynq – PS-PL configuration

The screenshot shows the Zynq Block Design software interface. The left sidebar has a 'Page Navigator' with tabs: 'Zynq Block Design' (selected), 'PS-PL Configuration' (highlighted with a yellow circle containing the number 1), 'Peripheral I/O Pins', 'MIO Configuration', 'Clock Configuration', 'DDR Configuration', 'SMC Timing Calculation', and 'Interrupts'. The main area is titled 'PS-PL Configuration' and contains a search bar and a table with columns 'Name', 'Select', and 'Description'. The table rows include:

Name	Select	Description
> General		
< AXI Non Secure Enablement	0	Enable AXI Non Secure Transaction
< GP Master AXI Interface		
> M AXI GP0 interface	<input checked="" type="checkbox"/>	Enables General purpose AXI master interface 0
> M AXI GP1 interface	<input type="checkbox"/>	Enables General purpose AXI master interface 1
> GP Slave AXI Interface		
> HP Slave AXI Interface		
> ACP Slave AXI Interface		
> DMA Controller		
> PS-PL Cross Trigger interface	<input type="checkbox"/>	Enables PL cross trigger signals to PS and vice-versa

- *General [+] ->*
  - *UART1 Baud rate: 115.200 ?*
  - *Enable Clock Resets : disable FCLK\_RESET0\_N.*
- *AXI Non Secure Enablement [+] ->*
  - *GP Master AXI interface: disable M AXI GP0 interface.*

# Zynq – Critical warning messages



- This is coming from the board definition file for ZYBO. This warning might be considered only for new/custom board design, so it can be ignored! Just click OK.
- Reference: [https://reference.digilentinc.com/reference/programmable-logic/zybo-z7/reference-manual? \\_ga=2.21480123.1048852157.1597218516-1725411217.1597064829#hardware\\_errata](https://reference.digilentinc.com/reference/programmable-logic/zybo-z7/reference-manual?_ga=2.21480123.1048852157.1597218516-1725411217.1597064829#hardware_errata)

# Zynq PS – Peripheral I/O pins

- Set (✓) **UART1** to serial logging.
- All the other blocks are NOT enabled for this time, i.e. uncheck them:

- **Memory Interfaces**

- *Quad SPI Flash*


- *ENET 0*

- *USB 0*

- *SD 0*

- **Application Processor Unit - Timer 0 (TTC0)**

- **GPIO - GPIO MIO**



Conflict View: if there is a peripheral MIO conflicts, it indicates an error.

UART1: can be enabled by clicking on it.

# Zynq – Clock configuration


- PL Fabric Clocks (FPGA) →
  - disable FCLK\_CLK0

Component	Clock Source	Requested Freq...	Actual Frequency(...)	Range(MHz)
Processor/Memory Clocks				
CPU	ARM PLL	650	650.000000	50.0 : 667.0
DDR	DDR PLL	525	525.000000	200.000000 : 534.000...
IO Peripheral Clocks				
SMC	IO PLL	100	10.000000	10.000000 : 100.000000
QSPI	IO PLL	200	10.000000	10.000000 : 200.000000
ENET0	IO PLL	1000 Mbps	10.000000	
ENET1	IO PLL	1000 Mbps	10.000000	
SDIO	IO PLL	100	10.000000	10.000000 : 125.000000
SPI	IO PLL	166.666666	10.000000	0.000000 : 200.000000
CAN				
PL Fabric Clocks				
FCLK_CLK0	IO PLL	100	10.000000	0.100000 : 250.000000

- Finally: OK.


⟳ Regenerate Layout

☑ Validate Design (DRC)



# Generate top-level HDL (~wrapper)


- Design Sources → Create HDL wrapper →
    - „Let Vivado manager wrapper and auto-update”
- Note: without a top-level  wrapper, the implementation would not run!




# Export HW → VITIS (~SDK)

Vivado 2020.2: at least an Synthesized Design must be able to be exported to HW!

- **SYNTHESIS** → Run Synthesis
- File → Export → Export Hardware...
- Select Pre-synthesis as an option




Since the PL (FPGA) side has not been configured, a bitstream generation is not required at now.



# Export HW → VITIS (cont.)

**Set XSA\* file name and export directory path:**



# Vivado/VITIS – XSA format

- **.XSA = Xilinx Support Archive = Xilinx proprietary file format, a container. Contains:**
  - One or more .hwh files
    - Vivado® tool version, part, and board tag information
    - IP - instance, name, VLNV (stands for **v**endor, **l**ibrary, **n**ame, and **v**ersion), and parameters
    - Memory Map information of the processors
    - Internal Connectivity information (including interrupts, clocks, etc.) and external ports information
  - BMM/MMI and BIT files
  - User and HLS driver files
  - Other meta-data files



# USING XILINX VITIS

Creating a software test application

SZÉCHENYI 2020



MAGYARORSZÁG  
KORMÁNYA

Európai Unió  
Európai Strukturális  
és Beruházási Alapok



BEFETKTETÉS A JÖVŐBE

# VITIS – General steps of application development

1. Creating a Vivado project, then Export HW → VITIS, ✓
2. Creating an empty application or an application generated from a C/C ++ template (e.g. Hello World or Memory Test):
  - a. Importing **.XSA**
  - b. Generating and compiling an application project containing a platform and a domain inside (~**BSP**: Board Support Package),
  - c. Generating a Linker Script (specifying memory sections, **.LD**),
  - d. Writing / generating and compiling the SW application
3. Setup a Serial terminal/Console (USB-serial port),
4. Connecting and setup a JTAG-USB programmer,
  - Configuring the FPGA (**.BIT** if PL-side existing)
5. Creating a ‘Debug Configuration’ for hardware debugging
6. Debug (insert breakpoints, stepping, run, etc.)

# Starting VITIS



Xilinx Vitis 2020.1


From Vivado: Tools menu → Launch VITIS IDE

OR externally

Start menu → Programs → Xilinx Design Tools → Xilinx VITIS 2020.x


Do Not run Xilinx VITIS HLS 2020.x !

- Set workspace directory properly (*lab01*):
  - Recommended to use *vitis\_workspace* as a subdirectory in your lab folder. Then Launch...



# Xilinx VITIS – Create Application

- Create a new application project



# Xilinx VITIS – Create Application

✓ New Application Project

## Create a New Application Project

This wizard will guide you through the 4 steps of creating new application projects.

1. Choose a **platform** or create a **platform project** from Vivado exported XSA
2. Put application project in a **system project**, associate it with a processor
3. Prepare the application runtime – **domain**
4. Choose a template for application to quick start development

The diagram illustrates the project structure. On the left, a grey box labeled "HW / FW Processor" contains a "Processor" component. To its right is a red box labeled "Platform Project" containing "BSP" and "Domain" components, with an "XSA !" note below. Further right is a blue box labeled "System Project" containing "SW" and "App" components.

A yellow callout box highlights the four steps:


1. Platform project - HW platform (e.g. Zybo)
2. System project – processor (e.g. MicroBlaze, ARM etc.)
3. Domain – runtime apps, low level sw routines (~BSP, OS)
4. Pre-defined templates (e.g. Hello World, Memory Test, Peripheral Test, FSBL, etc.)

Skip welcome page next time. (Can be reached with Back button)

1

< Back **Next >** Finish Cancel

# Import XSA



1. Create a new platform by importing XSA (created in Vivado!)
2. Choose proper XSA
3. Do Not select „Generate boot components“ now.
4. NEXT.

# Create Application project

New Application Project

**Application Project Details**

Specify the application project name and its system project properties

1 Application project name: **Zybo\_test**

System Project

Create a new system project for the application or select an existing one from the workspace

2 System project details

System project name: **Zybo\_test\_system**

Target processor

Select target processor for the Application project.

3 Processor Associated applications

ps7_cortexa9_0	Zybo_test
ps7_cortexa9_1	
ps7_cortexa9 SMP	

4 Show all processors in the hardware specification

?

< Back


Next >

Finish


Cancel

1. Type an app. name: „Zybo\_test”  
2. Leave system project name as default.  
3. Select ARM Cortex-0 core  
4. NEXT.


# Create Application project – Domain



# Example I.) Creating HelloWorld application from template

- A screenshot of the "New Application Project" dialog. The title bar says "New Application Project". The main area is titled "Templates" with the sub-instruction "Select a template to create your project." Below this is a "Available Templates:" section with a "Find:" search bar and a magnifying glass icon. A list of templates is shown, with "Hello World" highlighted by a red rectangle and circled with a yellow number 1. Other templates listed include Dhrystone, Empty Application, Empty Application (C++), IwIP Echo Server, IwIP TCP Perf Client, IwIP TCP Perf Server, IwIP UDP Perf Client, IwIP UDP Perf Server, Memory Tests, OpenAMP echo-test, OpenAMP matrix multiplication Demo, OpenAMP RPC Demo, Peripheral Tests, RSA Authentication App, Zynq DRAM tests, and Zynq FSBL. To the right of the list is a "Hello World" preview window with the text "Let's say 'Hello World' in C." and a yellow callout box with the following steps:
  1. Select „Hello World” test.  
It is a pre-defined test,  
which will be generated  
from C/C++ template.
  2. FINISH.
  3. It will takes ~1min time ☺A yellow circle with the number 2 is at the bottom right of the preview window. At the bottom of the dialog are buttons for "?", "< Back" (disabled), "Next >" (disabled), "Finish" (highlighted with a red border), and "Cancel".

# VITIS GUI – Main window



# VITIS – HW platform

vitis\_workspace - system\_wrapper/hw/system\_wrapper.xsa - Vitis IDE

File Edit Search Xilinx Project Window Help

Quick Access Design

Explorer system\_wrapper (Out-of-date)

- export
- hw
  - ps7\_init\_gpl.c
  - ps7\_init\_gpl.h
  - ps7\_init.c
  - ps7\_init.h
  - ps7\_init.html
  - ps7\_init.tcl
  - system\_wrapper.xsa
- logs
- ps7\_cortexa9\_0
- ps7\_cortexa9\_1
  - domain\_ps7\_cortexa9\_1
    - bsp
      - ps7\_cortexa9\_1
      - Makefile
      - system.mss
    - resources
- tempdsd
- platform.spr

Zybo\_test\_system [system\_wrapper]

- Memory\_test [domain\_ps7\_cortexa9\_0]
- Zybo\_test [domain\_ps7\_cortexa9\_0]
  - Binaries

HW platform from Vivado, description of elaborated embedded system

system\_wrapper/hw/system\_wrapper.xsa

system\_wrapper.xsa

### Hardware Platform Specification

Design Information

Target FPGA Device: 7z010  
Part: xc7z010clg400-1  
Created With: Vivado 2020.1  
Created On: Wed Aug 12 13:03:24 2020

Note: To view ip parameters, double-click on the cell containing ip name in any of the below tables.

#### Address Map for processor ps7\_cortexa9[0-1]

Cell	Base Address	High Address	Slave Interface	Addr Range Type
ps7_ram_0	0x00000000	0x0002ffff	-	memory
ps7_ddr_0	0x00100000	0x1fffffff	-	memory
ps7_uart_1	0xe0001000	0xe0001fff	-	register
ps7_iop_bus_config_0	0xe0200000	0xe0200fff	-	register
ps7_slcr_0	0xf8000000	0xf8000fff	-	register
ps7_dma_s	0xf8003000	0xf8003fff	-	register
ps7_dma_ns	0xf8004000	0xf8004fff	-	register
ps7_ddrc_0	0xf8006000	0xf8006fff	-	register
ps7_dev_cfg_0	0xf8007000	0xf80070ff	-	register
ps7_xadc_0	0xf8007100	0xf8007120	-	register

Memory address map (PS)

List and versions of used PS peripherals (below)

Console Problems Vitis Log Guidance


Build Console [system\_wrapper]  
Nothing to build in platform 'system\_wrapper'

# Q & A 1.)

- How many memory typed address range(s) are in the memory address map?
  - 3
- What are their cell names?
  - ps7\_ram\_0
  - ps7\_ddr\_0
  - ps7\_ram\_1
- Calculate what size they are?
  - ps7\_ram\_0: 0x0002 ffff – 0x0000 0000 = 192 KByte
  - ps7\_ddr\_0 : 0x1fff ffff – 0x0010 0000 = 511 MByte
  - ps7\_ram\_1: 0xffff 0000 – 0xffff fdff = 63 KByte

# BSP – system.mss (graphical view)

.MSS: Microprocessor Software Specification (system.mss)



# BSP – system.mss (text view)

The screenshot shows the Zybo Test System software interface with three main panes:

- Explorer** (Left): Shows the project structure. A yellow circle labeled "1" highlights the "system\_wrapper" folder. Inside it, a yellow circle labeled "2" highlights the "system.mss" file, which is also circled in red.
- Assistant** (Bottom Left): Shows the current project: "Zybo\_test\_system [System]" and "system\_wrapper [Platform]".
- Text Editor** (Right): Displays the "system.mss" file content. A yellow circle labeled "3" highlights the tab bar where "system.mss" is selected. The code defines an OS and a driver for a PS Uart1 IP.


```
BEGIN OS # basic embedded OS - "standalone"
PARAMETER OS_NAME = standalone
PARAMETER OS_VER = 7.2
PARAMETER PROC_INSTANCE = ps7_cortexa9_0
    #instance name (arbitrary)
PARAMETER STDIN = ps7_uart_1
PARAMETER STDOUT = ps7_uart_1    #loggin to a
    serial port
END

...
... # Xilinx driver for PS Uart1 IP
BEGIN DRIVER
PARAMETER DRIVER_NAME = uartps #driver name
    (fixed)
PARAMETER DRIVER_VER = 3.9
PARAMETER HW_INSTANCE = ps7_uart_1
END

...
```

**Device drivers.**

# VITIS – Project Explorer / Hierarchy



system\_wrapper as **HW** platform was exported from Vivado (.xsa, .bit, etc.)  
contains:

- **BSP:** (OS routines, device drivers, etc.)
  - **MSS:** Microprocessor software/driver descriptor (`system.mss`)
  - `/includes/xparameters.h !!!` (all related #define and address ranges are defined here)




Zybo\_test\_system as **system\_project**  
contains



- **SW:** zybo\_test (SW application)
  - \Binaries (**executable load file as .elf object file**)
  - \Includes (factory default headers)
  - \Debug
  - \Src = collection of .h, .c, .cpp sources
  - **.ld = linker script!**
  - **Main() entry point in the helloworld.c file.**

# Linker Script generation (Basic)

- Xilinx menu → Generate Linker Script (lscript.ld)



# Linker Script generation (Advanced)

- Xilinx menu → Generate Linker Script (lscript.ld)

1 Right click on application.

2

The screenshot shows the Xilinx IDE interface. On the left, there's a project tree with a folder 'Zybo\_test\_system [ system\_wrapper ]' expanded, showing 'Includes', 'src' (containing 'helloworld.c', 'platform\_config.h', 'platform.c', 'platform.h', 'lscript.ld', and 'Xilinx.spec'), and 'Zybo\_test.prj'. A red circle labeled '1' is around the 'Zybo\_test [ domain\_ps7\_cortexa9\_0 ]' item. On the right, a context menu is open with a red circle labeled '2' around the 'Generate Linker Script' option. This option is highlighted with a blue rectangle. The menu also includes 'Refresh', 'Import Sources...', 'Export as Archive', 'Build Project', 'Clean Project', 'Program FPGA', 'Create Boot Image', 'Program Flash', and 'C/C++ Build Settings'. Below the menu is the 'Advanced' tab of the 'Linker Script' dialog. The dialog has three sections: 'Code Section Assignments', 'Data Section Assignments', and 'Heap and Stack Section Assignments'. In the 'Data Section Assignments' section, a red box highlights the entire table:

Section	Assigned Memory
.rodata	ps7_ram_0
.rodata1	ps7_ram_0
.sdata2	ps7_ram_0
.sbss2	ps7_ram_0
.data	ps7_ram_0
.data1	ps7_ram_0
.fixup	ps7_ram_0
.sdata	ps7_ram_0
.sbss	ps7_ram_0
.bss	ps7_ram_0

In the 'Heap and Stack Section Assignments' section, another red box highlights the entire table:


Section	Assigned Memory	Assigned Size
heap	ps7_ram_0	1 KB
stack	ps7_ram_0	1 KB

At the bottom of the dialog are 'Generate' and 'Cancel' buttons.

**• .text —** contains „executable” code/instruction  
**• .rodata —** contains any “read-only” data used to execute program code  
**• .data —** contains „readable-writeable” variables and „pointers”  
**• .bss —** a part of a data segment (ds) that contains “statically allocable” variables  
**• .heap —** „dynamically allocated” memory  
**• .stack —** contains parameters of function call (CALL) and other temporary data

# Build project

- 1. Select Application project (e.g. Zybo\_test)
- 2. Project menu → Build Project... in two steps:
  - Build BSP (system\_wrapper)
  - Build software application



# Build project - Result

```
'Building target: Zybo_test.elf'
'Invoking: ARM v7 gcc linker'
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-
build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.1d -
LF:/Vivado_2020.1/lab01/vitis_workspace/system_wrapper/export/system_
wrapper/sw/system_wrapper/domain_ps7_cortexa9_0/bsplib/lib -o
"Zybo_test.elf" ./src/helloworld.o ./src/platform.o -Wl,--start-
group,-lxil,-lgcc,-lc,--end-group
'Finished building target: Zybo_test.elf'
'
'
'Invoking: ARM v7 Print Size'
arm-none-eabi-size Zybo_test.elf |tee "Zybo_test.elf.size"
  text    data     bss     dec      hex filename
 19044    1144    8232   28420    6f04 Zybo_test.elf
'Finished building: Zybo_test.elf.size'
```


**Decimal size: 28 420 byte** ~28 KByte . The entire program can be placed both the internal on-chip RAM 0/1 and the external DDR RAM. (On the PL / FPGA-side, however, this amount of BRAM memory should be reserved). Therefore, the executable .elf file was also generated successfully.

# Embedded system and software test verification

1. Connect the USB-serial cable (power+programmer functionality). Please check:


- JP7 jumper = USB power!
- JP5 jumper = JTAG mode!

2. Now Power ON the ZyBo platform



JTAG programming port  
(optional, but we don't  
use it!)

JTAG Header




ZyBo – Xilinx USB programming cable


VCC3V3 – red VREF (6)  
GND – black GND (5)  
TCK-JTAG – yellow TCK (4)  
TDO-FX2 – lilac – TDO (3)  
TDI-JTAG – white TDI (2)  
TMS-JTAG – green TMS (1)

# Creating Debug Configuration


- Select the application (Zybo\_test) in the Project Explorer




# Create a new GDB configuration



# Create a new GDB configuration (cont)



# Lunching Debugger



# Set Debug-serial port (VITIS terminal)


The screenshot shows the Vitis IDE interface. The 'Vitis Serial Terminal' tab is highlighted with a red box and labeled '1'. A yellow box labeled 'Terminal window' points to the main terminal area. A yellow box labeled '2' points to the '+' button in the top right corner of the terminal window, which is also highlighted with a red box. A red arrow points from the '+' button to a 'Connect to serial port' dialog box. The dialog box has '✓ Connect to serial port' at the top. It contains two sections: 'Basic Settings' and 'Advance Settings'. In 'Basic Settings', 'Port:' is set to 'COM18' and 'Baud Rate:' is set to '115200', both highlighted with red boxes. In 'Advance Settings', 'Data Bits:' is set to '8', 'Stop Bits:' is set to '1', 'Parity:' is set to 'None', 'Flow Control:' is set to 'None', and 'Timeout (sec):' is empty. At the bottom are 'OK' and 'Cancel' buttons, with 'OK' highlighted with a red box.

Possible ways to loggin via serial port:

1. **VITIS Serial Terminal: integrated** or
2. using external program: (HyperTerminal, Putty etc.)


- Terminal: BaudRate / Data bits according to the settings of **PS UART** or / **AXI\_UART IP modul!**
- Port: COM[XY] – setting according to WINDOWS  
→ „Device Manager” → Ports (COM & LPT)  


# HW debugging - helloworld



# Terminate Debug process

- **IMPORTANT!** At the end of the HW debug, the running debug configuration must be *Terminated and Removed*!



# Example I.) Questions

1. Modify and rebuild the Zybo\_test helloworld example according to the code snippet below:

```
int main()
{
    init_platform();
    unsigned int i = 0;
    do{
        xil_printf("Hello World (%d)\n\r",i); //xil_print() OR print()
small mem consumption - FPGA-optimized function
        //printf("Hello World (%d)\n\r",i); //printf() = large mem
consumption
        i++;
    }while(1);
    cleanup_platform();
    return 0;
}
```

- What will be the size of this rebuilt Zybo\_test.elf file?
2. Modify the main function to use printf() //comment out  
– What is your experience?

# Example I.) Answers

## 1. Program size

with `xil_printf()` ?

~ 31 Kbyte

```
'Invoking: ARM v7 Print Size'  
arm-none-eabi-size Zybo_test.elf |tee "Zybo_test.elf.size"  
text      data      bss      dec      hex filename  
21512    1144     8232    30888   78a8 Zybo_test.elf  
'Finished building: Zybo_test.elf.size'  
''
```

with `printf()` ?

~ 52 Kbyte

```
'Invoking: ARM v7 Print Size'  
arm-none-eabi-size Zybo_test.elf |tee "Zybo_test.elf.size"  
text      data      bss      dec      hex filename  
40864    2548     8304    51716   ca04 Zybo_test.elf  
'Finished building: Zybo_test.elf.size'
```

## 2. Experience ?


- `xil_printf()` OR `print()`: small memory consumption – FPGA-optimized function
- `printf()` = large memory consumption (non-FPGA optimized, it supports unnecessary formats)

# LAB01 – Summary

- **Vivado's Block Designer** makes it easy and simple to create ARM / MicroBlaze processor-based embedded systems
- As part of the process, several implementation files are created, including a **.XSA** file describing the system.
- You can use the different views of Vivado **IP Integrator** to configure the components and various parameters of the assembled embedded system.
- After assembling the system, you can generate the configuration file (bitstream, if there is PL content!).
- Based on the created BSP, we can use the **VITIS (~SDK)** to create a software application with pre-defined templates.
- The correct operation of HW / FW and SW can be verified by downloading the bitstream **.BIT** + executable to **.ELF** FPGA.


# Example II.) Memory Test

- File → New → Application Project ... → Next >
- Select system\_wrapper.xsa as platform then
- Type Memory\_test as project name. Select PS7\_cortexa9\_1 (as Core "1")




# Domain – Cortex A9-1

Leave parameters as default.



# MemoryTest application from template



# SW application: MemoryTest

- **xparameters.h** (defines, addresses)
- init\_platform();
  - enable\_caches();
- **test\_memory\_range(struct memory\_range\_s \*range)**
- test\_memory\_range(&memory\_ranges[i])
  - n\_memory\_ranges = 2 (defined in memory\_config.h)
- cleanup\_platform();
  - disable\_caches(); //ARM enables by default

# Xil\_TestMemN() function

```
status = Xil_TestMem32((u32*)range->base, 1024, 0xAAAA5555,  
XIL_TESTMEM_ALLMEMTESTS);  
    print("            32-bit test: "); print(status == XST_SUCCESS?  
"PASSED!": "FAILED!"); print("\n\r");  
  
status = Xil_TestMem16((u16*)range->base, 2048, 0xAA55,  
XIL_TESTMEM_ALLMEMTESTS);  
    print("            16-bit test: "); print(status == XST_SUCCESS?  
"PASSED!": "FAILED!"); print("\n\r");  
  
status = Xil_TestMem8((u8*)range->base, 4096, 0xA5,  
XIL_TESTMEM_ALLMEMTESTS);  
    print("            8-bit test: "); print(status == XST_SUCCESS?  
"PASSED!": "FAILED!"); print("\n\r");
```


Xil\_TestMemN() function declaration can be found here:

<xilinx\_install\_dir>\VITIS\2020.x\data\embeddedsw\lib\bsp\  
standalone\_v7\_2\src\common\xil\_testmem.c

**s32 Xil\_TestMem32(u32 \*Addr, u32 Words, u32 Pattern, u8 Subtest);**


# Linker Script generation (Basic)

- Xilinx menu → Generate Linker Script (lscript.ld) - RAM0



# Build project

- 1. Select Application project (e.g. `Memory_test`)
- 2. Project menu → Build Project... in two steps:
  - Build BSP (`system_wrapper`)
  - Build software application



# Example II.) Question & Answer

- What is the size of Memory\_test application?
  - ~37 Kbyte

```
'Invoking: ARM v7 Print Size'
arm-none-eabi-size Memory_test.elf |tee "Memory_test.elf.size"
    text      data      bss      dec      hex filename
  27872     1184     8248   37304     91b8 Memory_test.elf
'Finished building: Memory_test.elf.size'
```

# Memory Test – Code analysis

- Examine the source codes for **MemoryTest** SW application:
- **\src\**
  - `memory_config.h` (structure definition)
    - `memory_range_s`
  - `memory_config_g.c` (structure `ps7_ddr_0` vs. `ps7_ram_1`)
  - `memorytest.c` (`main()` function)
  - `platform_config.h`
  - `platform.c`
- **\<\*\_bsp>\ps7\_cortexa9\_x\include\**
  - `xparameters.h` (#defines based on `.xsa/.xml`)

# HW debugging steps – MemoryTest

1. Create a new Debug Configuration (GDB) for Memory Test
2. Launch Debugger
3. Set-up Debug-serial port (VITIS terminal)
4. HW debug – Memory Test
5. Examine results – serial logs
6. Terminate and remove debug process!

```
Connected to COM18 at 115200
--Starting Memory Test Application--
NOTE: This application runs with D-Cache disabled. As a result, cacheline requests will not be
generated

Testing memory region: ps7_ddr_0
    Memory Controller: ps7_ddr_0
        Base Address: 0x100000
            Size: 0x1FF00000 bytes
                32-bit test: PASSED!
                16-bit test: PASSED!
                8-bit test: PASSED!

Testing memory region: ps7_ram_1
    Memory Controller: ps7_ram_1
        Base Address: 0xFFFF0000
            Size: 0xFE00 bytes
                32-bit test: PASSED!
                16-bit test: PASSED!
                8-bit test: PASSED!

--Memory Test Application Complete--
Successfully ran Memory Test Application
```

Serial log in VITIS terminal.

# Example III.) Modify Memory Test

- Modify the memory test application so that
  - it tests a larger external `ps7_ddr_0` memory range (up to 8-24 ... and max. 511 MByte, instead of 1024 data words!),
  - and for different 8- / 16- / 32-bits of data widths.
- HINT: 511 MByte = 0x1FF0\_0000 =
  - `range->size`
  - `TestMem32(): (range->size) / 64` (?), or
  - `TestMem16(): (range->size) / 32,`
  - `TestMem8(): (range->size) / 16.`

# Example III.) Memory Test (cont.)

- Use the "memset ()" function to reset/null the regions to be tested and add it to the `memorytest.c` application code:

Name <https://linux.die.net/man/3/memset>

`memset` - fill memory with a constant byte

**Synopsis**

```
#include <string.h> void *memset(void *s, int c, size_t n);
```

**Description**

The `memset()` function fills the first *n* bytes of the memory area pointed to by *s* with the constant byte *c*.

```
#include "string.h"
...
memset((u32*)range->base, 0x0, 1024);
status = Xil_TestMem32((u32*)range->base, 1024, 0xAAAA5555, XIL_TESTMEM_INCREMENT);
print("            32-bit test: "); print(status == XST_SUCCESS? "PASSED!": "FAILED!");
print("\n\r");

memset((u16*)range->base, 0x0, 2048);
status = Xil_TestMem16((u16*)range->base, 2048, 0xAA55, XIL_TESTMEM_INCREMENT);
print("            16-bit test: "); print(status == XST_SUCCESS? "PASSED!": "FAILED!");
print("\n\r");

memset((u8*)range->base, 0x0, 4096);
status = Xil_TestMem8((u8*)range->base, 4096, 0xA5, XIL_TESTMEM_INCREMENT);
print("            8-bit test: "); print(status == XST_SUCCESS? "PASSED!": "FAILED!");
print("\n\r");
```

# Example III.) Question & Answer

- What is the size of the modified Memory\_test application?
  - ~37 Kbyte

```
'Invoking: ARM v7 Print Size'
arm-none-eabi-size Memory_test.elf |tee "Memory_test.elf.size"
    text      data      bss      dec      hex filename
  27960     1184     8248  37392    9210 Memory_test.elf
'Finished building: Memory_test.elf.size'
```


# Example III.) Build and Debug

1. Build the modified Memory Test application (.elf)
2. Launch the proper Debug configuration (GDB) for hardware debugging
3. Setup the VITIS serial terminal/Console (USB-serial port),
4. Connecting and setup a JTAG-USB programmer,
  - Configuring the FPGA (`.BIT` if PL-side existing)
5. Debug procedure (insert breakpoints, stepping, run, etc.)
  - **Watching variables and examine memory monitor !**
6. At the end of debug procedure do not forget to **Terminate and Remove** the actual Debug configuration (GDB)!
7. That's all :D



# HW debug – Memory monitoring

- Set a „Memory monitor” during the HW debug  Memory
  - Window → Show View → Debug → Memory (if not visible)
    - [+] Add section: **0x0010 0000 (or range->base)**



# Example IV.) Memory Test Timing

- Modify the memory test application so that
  - it measures the elapsed time in each test cases (for 8-/16-/32-bits os data). HINT:

```
#include "xtime_l.h"

void test_memory_range(struct memory_range_s *range) {
    XTime tStart, tEnd;
    ...
    xil_printf("Global timer clock freq: %d [MHz]\n", COUNTS_PER_SECOND/1000000);
    xil_printf("Note: Global Timer is always clocked at half of the CPU freq\n");
    xil_printf("-> ARM PLL clock freq: %d [MHz]\n", 2*COUNTS_PER_SECOND/1000000);
    XTime_GetTime(&tStart);
    status = Xil_TestMem32((u32*)range->base, 1024, 0xAAAA5555,
                           XIL_TESTMEM_INCREMENT);
    XTime_GetTime(&tEnd);

    printf("Output took %llu [clock cycles].\n", 2*(tEnd - tStart));
    int time = (tEnd - tStart) / (COUNTS_PER_SECOND/1000000);
    printf("Output took %d [us].\n", time);

    ...
}
```

Note: COUNTS\_PER\_SECOND – Global Timer is always clocked at half of the CPU frequency! ( $650/2 = 325$  MHz) Therefore multiplication by 2 is necessary.



EFOP-3.4.3-16-2016-00009

A felsőfokú oktatás minőségének és hozzáférhetőségének  
együttes javítása a Pannon Egyetemen

# THANK YOU FOR YOUR KIND ATTENTION!

SZÉCHENYI 2020



Európai Unió  
Európai Strukturális  
és Beruházási Alapok



MAGYARORSZÁG  
KORMÁNYA

BEEFEKTETÉS A JÖVŐBE