

#### EFOP-3.4.3-16-2016-00009

A felsőfokú oktatás minőségének és hozzáférhetőségének együttes javítása a Pannon Egyetemen

# EMBEDDED SYSTEM DEVELOPMENT (MISAM154R)



Created by Zsolt Voroshazi, PhD

voroshazi.zsolt@virt.uni-pannon.hu

Updated: 20 Nov. 2020.



**Európai Unió** Európai Strukturális és Beruházási Alapok

BEFEKTETÉS A JÖVŐBE

SZÉCHENYI 2020



Magyarország Kormánya



## 5. VIVADO – EMBEDDED SYSTEM

#### Adding GPIO peripherals to BSB from IP Catalog



Európai Strukturális és Beruházási Alapok



Magyarország Kormánya

## **Topics covered**

- 1. Introduction Embedded Systems
- 2. FPGAs, Digilent ZyBo development platform
- 3. Embedded System Firmware development environment (Xilinx Vivado "EDK" Embedded Development)
- 4. Embedded System Software development environment (Xilinx VITIS "SDK")
- 5. Embedded Base System Build (and Board Bring-Up)
- 6. Adding GPIO Peripherals (from IP database) to BSB
- 7. Adding Custom (=own) Peripherals to BSB
- 8. Development, testing and debugging of software applications Xilinx VITIS (SDK)
- 9. Design and Development of Complex IP cores and applications (e.g. camera/video/ audio controllers)

## Important notes & Tips

- Make sure that the path of the Vivado/VITIS project to be created does NOT contain accented letters or "White-space" characters!
- Have permissions on the drive you are working on:
  - If possible, DO NOT work on a network drive!
- The name of the project and source files should NOT start with a number, but they can contain a number! (due to VHDL)
- Use case-sensitive letters consistently within a source file and a project!
- If possible, the name of the project directory, project and source file(s) should be different and refer to their function for easier identification of possible error messages.



## **XILINX VIVADO DESIGN SUITE**

Adding IP cores to the Embedded Base System





**Európai Unió** Európai Strukturális és Beruházási Alapok

BEFEKTETÉS A JÖVŐBE



Magyarország Kormánya

## Task

- Vivado Block Designer
  - Add IP (Intellectual Property) cores to the formerly elaborated block design (Embedded Base System) from the IP Catalog,
  - Parameterize IP blocks, set connections, interfaces, address, and external ports (modify .XDC if needed),
- VITIS SDK
  - Customize **compiler** settings,
  - Creating a software application (from pre-defined template)

## Main steps to solve the task

- Create a new project based on previous laboratory (04.) by using the Xilinx Vivado (IPI) embedded system designer,
  - LAB01 project → Save as... → LAB02\_A
- Select and add GPIO peripherals to the base system
- Parameterize and connect them, make external ports
- Overview of the created project,
  - Implementation and Bitstream generation (.BIT) is now necessary, because PL side will also be configured!
- Create peripheral "TestApp" software application(s) running on ARM by using the Xilinx VITIS environment (~SDK),
- Verify the operation of the completed embedded system and software application test on Digilent ZyBo.



## **XILINX VIVADO DESIGN SUITE**

#### LAB02\_A. PUSH BUTTONS, DIP SWITCHES (GPIOs)





**Európai Unió** Európai Strukturális és Beruházási Alapok

BEFEKTETÉS A JÖVŐBE



Magyarország Kormánya

## Test system to be implemented



PS side:

- ARM hard-processor (Core0)
- Internal OnChip-RAM controller
- UART1 (serial) interface
- External DDR3 memory controller
- Global Timer

#### PL (FPGA)

- (A) LAB02\_A: GPIO inputs
  - PBSs: Push Button (nyomógomb kezelő)
  - DIPs: Switches (kapcsoló kezelő)
- (B) LAB02\_B: GPIO outputs
  - Custom LED controller

## Project – Open / Save as...

- Start Vivado
  - − Start menu  $\rightarrow$  Programs  $\rightarrow$  Xilinx Design Tools  $\rightarrow$  Vivado 2020.1
- Open the previous project! (LAB01)
  - − File → Project → Open... / Open Recent...
  - <projectdir>/LAB01/<system\_name>.xpr → Open
- File  $\rightarrow$  Project  $\rightarrow$  Save As...  $\rightarrow$  LAB02\_A

(This will save former project LAB01 as LAB02\_A)

## Modify Zynq PS settings

- Open Design Sources  $\rightarrow$  system.bd blokk design (double click)
  - Open Processing\_system7\_0
- PS-PL configuration:

Enable Clock Resets

FCLK RESET0 N

 − > General → Enable Clock Resets: enable FCLK\_RESETO\_N





 – > AXI Non Secure Enablement: GP Master AXI interface enable M\_AXI\_GP0 port!



 $\checkmark$ 

- Clock configuration:
  - PL Fabric Clocks: enable FCLK\_CLK0 (100 MHz IO\_PLL)





## Zynq PS – Block diagram

- Examine, that the previosly enabled ports:
  - GP0 AXI Master interface,
  - FCLK\_CLK0 PL-side clock,
  - FCLK\_RESETO\_N reset port are visible now?



– What do you think about their functionality?

# Adding and connecting AXI GPIO peripherals to the PL-side

- Adding new IP cores possible ways:
  - a) Block Diagram View  $\rightarrow$  Add IP + OR
  - b) Open IP Catalog  $\rightarrow$  Select IP  $\rightarrow$  Double click Add IP to Block Design P
  - Add 2 PL side AXI\_GPIO peripherals to the processor system

Change to <i>IP</i> Catalog view	am × Address Editor	× IP Catalog	• × 1	Add cklic	IP core	(double
2	Q   ¥   €   ₩   •C   <i>№</i> Search: Q-gpio	2	(1 ma)	itch)	4	
	Name	AXI4	Status	License	VLNV	
	Vivado Repository					
	Embedded Processing					
	🗸 📄 AXI Peripheral					
	🗸 🗁 Low Speed Peripher	al				
3	👎 AXI GPIO	AXI4	Production	Included	xilinx.com:ip	axi_gpio:2.0
Select AXI			🝌 Ad	id IP		
GPIO IP			?	Would you like to add it as an RTL module t	I 'AXI GPIO' IP to your bloc to your project?	k design, or customize it and add
			5	Add IP to Block Design	Customize IP	Cancel



# Adding and connecting AXI GPIO peripherals to the PL-side (cont.)

- For each IP modul (e.g. **AXI\_GPIO**) the following should be set:
  - a.) *interface connection* between the IP modul and bus system (AXI),
  - b.) mapping IP modul to the PS address space (Base-High Addresses),
  - c.) assigning I/O ports of IP modules to external ports,
  - d.) finally, assigning external ports to physical
     FPGA pins (.XDC editing) I/O planning.

## Adding GPIOs – Block Diagram view

# AXI GPIO\_0 as DIP switches (DIP) and AXI\_GPIO\_1 as push buttons (PB).



15

## Set AXI\_GPIO peripheral - Dip switches

🝌 Re-customize IP			×	
AXI GPIO (2.0)			4	
1 Documentation 🕒 IP Location				
Show disabled ports	Component Name axi_gpio_0			
1	Board IP Configuration		^	Board interface:
= + S_AXI - s axi aclk GPIO + III	IP Interface GPIO	Board Interface sws 4bits		select "sws_4bits".
• s_axi_aresetn	GPIO2 Clear Board Parameters	Custom btns 4bits hdmi hpd		
	Enable Interrupt	hdmi out en leds 4bits	~	
		OK	Cancel	
			4	
Component Name axi_gpio_0				
Board IP Configuration	GF	PIO channel only		
GPIO	<mark>_inp</mark>	outs for dip switches		
All Outputs				
GPIO Width 4	[1-32]	Check GPIC	) channel widt /Bo has 4 dip	h = 4
Default Output Value 0x00000000	0 [0x0000000,0xFFFFFF]	switches)	,	
Enable Interrupt				

## Set AXI\_GPIO peripheral - Push buttons

🝌 Re-customize IP		×	
AXI GPIO (2.0)		4	
Documentation 🗁 IP Location			
Show disabled ports	Component Name axi_gpio_1 Board IP Configuration		Poard interface
	Associate IP interface with board interface	^	board interface.
I S AXI	IP Interface	Board Interface	select htns Ahits"
s axi aclk GPIO +	GPIO	btns 4bits	select "btils_tbits.
-o s axi aresetn	GPI02	Custom	
		btns 4bits	
	Clear Board Parameters	hdmi hpd	
		hdmi out en	
	Enable Interrupt	leds 4bits	
		sws 4bits	
		OK Cancel	
		4	
Component Name axi_gpio_1		-	
Board IP Configuration 3 GPIO	GPI	O channel only its for push buttons	
All Inputs		inputs)	
All Outputs			
GPIO Width 4	[1 - 32]	Check GPIO channel widt	h = 4
Default Output Value 0x00000000	(0x0000000,0xFFFFFFF)	(because ZyBo has 4 Pus	h
Default Tri State Value 0xFFFFFFF	(0x0000000,0xFFFFFFF)	Duttons)	
Enable Dual Channel			
Enable Interrupt			17

## **Renaming AXI GPIO peripherals**



## **Connecting AXI GPIOs (autorouter)**



## **Block Design – Analyzis**



Main components of the extended embedded system:

- Processing\_system7: (PS ARM processor system)
- Processing\_system7\_axi\_periph: AXI bus interface
- Rst\_processing\_system7\_100M: PS/PL reset generator
- dip: AXI GPIO for DIP switches (PL side)
- pb: AXI GPIO for PB push buttons (PL side)

## Analyzis – Processing\_system7\_axi\_periph

#### Analyze the parameters of AXI peripheral interface:

• How many slave-, and master interfaces does it have?

🝌 Re-customize IP			×
AXI Interconnect (2.1)			4
Ocumentation IP Location			
Component Name ps7_0_axi_pe	riph		
Top Level Settings Slave Inter	faces Master Interfaces		
Number of Slave Interfaces Number of Master Interfaces			Î
Interconnect Optimization Strateg	Custom		
AXI Interconnect includes IP Integ When the endpoint IPs atta	Top Level Settin 2 Slave Interfaces	Master Interfaces	
in width, clock or protocol,	Slave Interface	Enable Register Slice	Enable Data FIFO
configures the converter to	S00_AXI	None	None 👻
To see which conversion I 'expand hierarchy' buttons	Top Level Settings   Slave Interfac	Master Interfaces	
NOTE:Addressing information for	Master Interface	Enable Register Slice	Enable Data FIFO
Enable Advanced Configurat	M00_AXI	None	None 👻
	M01_AXI	None	None 👻
		ОК	Cancel 21

## Analyzis – Rst\_Processing\_system7 (Reset)

#### Analyze the parameters of AXI reset generator:

• How many low-/and high assertion reset signals does it have?

🝌 Re-customize IP		×
Processor System Reset (5.0)		4
1 Documentation 🕞 IP Location		
Show disabled ports	Component Name rst_ps7_0_100M	
	External Reset	î
	Ext Reset Logic Level (Auto)     1       Ext Reset Active Width     4	
	Auxillary Reset	. 11
<ul> <li>slowest_sync_olk</li> <li>mb_reset_in</li> <li>d_avs_reset_in</li> <li>mb_debug_sys_rst</li> <li>interconnect_aresetn(0:0)</li> </ul>	Aurro     Aux Reset Logic Level     1       Aux Reset Active Width     4     ~	
- dom_lockedperipheral_aresetn(0:0) •	Active High Reset	. 11
	Bus Structure 1 ~	
	Peripherals 1 V	
	Active Low Reset	- 11
	Interconnect 1 ~	
<	Penpnerais 1 V	~
	ОК Са	ncel

## Set memory addresses – AXI GPIO

- Block Design → select "Address Editor" tab
- Map "unmapped" GPIO IP peripherals into the memory address space (automatically or manually)



## Making external ports – AXI GPIO

The dip and pb GPIO instances must be connected to the physical FPGA pins of the (dip) switches and (pb) pushbuttons on the ZyBo platform:

- 1. The data ports of GPIO instances must also be connected to external FPGA pins,
- 2. We also define the names of the external ports (e.g. ending in \_pin),
- 3. In the <system> **.XDC** file the proper FPGA pin must be specified.



₽,	Make External	
	Block Interface Properties	Ctrl+E
▲	Highlight	
	Unhighlight	
X	Delete	Delete
	Сору	Ctrl+C
	Paste	Ctrl+V
Q,	Search	Ctrl+F
123	Select All	Ctrl+A
+	Add IP	Ctrl+I
	Add Module	
$D_{\mathbf{x}}$	Make External	Ctrl+T
*	Run Connection Automation	
	Pinning	
	IP Settings	
g	Validate Design	F6



## **Block Design – Layout synthesis**

- Update the Block Design:
  - Regenerate Layout
  - Validate Design (DRC)
  - Flow Navigator  $\rightarrow$  Run Synthesis
    - Open Synthesized Design, OK



At the final step, the FPGA I/O pins must also be assigned to the two external ports
 (dip\_pin and pb\_pin, respectively)!

- Layout menu  $\rightarrow$  I/O Planning layout view



## **Block Design – Full view**



## I/O Planning – Pin assignment



# Implementation and Bitstream generation

• Flow Navigator menu  $\rightarrow$  **Run Implementation** 

Run Implementation

- It can filters out possible wrong assignments / errors,
- Warning messages are allowed (the design can be implemented),
- Some floating wires are also allowed (e.g. Peripheral Reset, etc.).
- While Vivado is working you can check out the synthesis/implementation reports!
- Finally, run the Bitstream generation:
- Flow Navigator → Generate Bitstream

## Q & A 1.)

- What is the physical package pin value of the push buttons (pb)?
  - R18 = pb\_pin\_tri\_i[0]
  - P16 = pb\_pin\_tri\_i[1]
  - V16 = pb\_pin\_tri\_i[2]
  - Y16 = pb\_pin\_tri\_i[3]
- What is the physical package pin value of the dip switches (dip):
  - G15 = dip\_pin\_tri\_i[0]
  - P15 = dip\_pin\_tri\_i[1]
  - W13 = dip\_pin\_tri\_i[2]
  - T16 = dip\_pin\_tri\_i[3]

### • What are their directions?

All "IN" as INput direction

## Layout Edutor – Floorplanning



Timing Summany impl 4 (eaved)



## **XILINX VIVADO DESIGN SUITE**

LAB02\_A. ANALYZING BLOCK DIAGRAM AND RIPORTS





**Európai Unió** Európai Strukturális és Beruházási Alapok

BEFEKTETÉS A JÖVŐBE



Magyarország Kormánya

## Analyzing Block Diagram

- Question 1.) (buses, internal signals)
  - Which IP peripheral instance(s) are associated with the clock named processing\_system7\_0\_FCLK\_CLK0?
  - What is its frequency?
  - Which IP peripheral instance(s) are connected to the AXI Lite bus interface?
- Question 2.) (addresses)
  - Outline a full memory space / map of the system by specifying instance names!
- Question 3.) (resource utilization)
  - How many resources are utilized on the PL/FPGA side?

## Analyzing Block Diagram (cont.)

#### • Question 1.) Solution

- Which IP peripheral <u>instance(s)</u> are associated with the clock named processing\_system7\_0\_FCLK\_CLK0 ?
  - processing\_system7 (feedback)
  - rst\_processing\_system7
  - dip
  - pb
  - ps7\_axi\_periph



- Clock processing\_system7\_0\_FCLK\_CLK0 is:
  - 100 MHz! (Just check it: ZynqPS  $\rightarrow$  Clock Configuration  $\rightarrow$  PL Fabric Clock)
- Which IP peripheral instance(s) are connected to the AXI Lite bus interface?
  - processing\_system7
  - dip
  - pb



## Analyzing Block Diagram (cont.)

- Question 2.) Solution
  - memory space: Block Diagram  $\rightarrow$  Address Editor or VITIS .XSA



## Analyzing Block Diagram (cont.)

#### • Question 3.) Solution

- How many resources are utilized on the PL/FPGA side?
  - Reports tab  $\rightarrow$  Report Utilization (vagy Project Summary  $\Sigma$  )

+Site Type	Used	Fixed	Available	++   Util%
Slice LUTs	566	0	17600	3.22
LUT as Logic	504	0	17600	2.86
LUT as Memory	62	0	6000	1.03
LUT as Distributed RAM	0	0		
LUT as Shift Register	62	0		
Slice Registers	815	0	35200	2.32
Register as Flip Flop	815	0	35200	2.32
Register as Latch	0	0	35200	0.00
F7 Muxes	0	0	8800	0.00
F8 Muxes	0	0	4400	0.00
+	+	+	+	++

## VIVADO Export HW → VITIS (~SDK)

• File  $\rightarrow$  Export  $\rightarrow$  Export Hardware...

2020.x: at least an Elaborated Design must be able to be exported to HW!

À Export Hardware Platform	n	$\times$
VIVADO. HLy Editions	Export Hardware Platform This wizard will guide you through the <u>export of a hardware platform for use in the Vitis</u> or PetaLinux software tools. To export a hardware platform, you will need to provide a name and location for the exported file and specify the platform properties.	
	Platform type	
<b>E</b> XILINX.	<ul> <li>Expandable A platform supporting acceleration.</li> </ul>	
	< <u>B</u> ack <u>Next</u> > <u>Finish</u> Cancel	

## VIVADO Export HW → VITIS (cont.)

### Select "Include bitstream" option as output:

Hence the PL (FPGA) side has been configured, a bitstream
(.BIT) file generation is required!
of the target platform's hardware design.
ftware tools.
bitstream, in addition to the hardware specification for
ack <u>N</u> ext > <u>F</u> inish Cancel

## Export HW → VITIS (cont.)

#### Set XSA\* file name and export directory path:

A Export Hardware Platform	×
Files Enter the name of your hardware platform file, and the directory where the XSA file will be stored.	A
XSA file name: system_wrapper	
Export to: F:/Vivado_2020.1/lab02_a The XSA will be written to: F:\Vivado_2020.1\lab02_a\system_wrapper.xsa	
Solution (Section 1) (Secti	4
Export Hardware Platform	
Exporting hardware platform	
	Background Cancel



## **USING XILINX VITIS**

LAB02\_A. Creating a software test application





**Európai Unió** Európai Strukturális és Beruházási Alapok



Magyarország Kormánya

# VITIS – General steps of application development

1. Creating a Vivado project, then Export HW  $\rightarrow$  VITIS,  $\sqrt{}$ 

- Creating a new application or an application generated from a C/C ++ template (e.g. *TestApp* peripheral test):
  - a. Importing .XSA
  - b. Generating and compiling an application project containing a platform and a domain inside (~BSP: Board Support Package),
  - c. Generating a Linker Script (specifying memory sections, . LD),
  - d. Writing / generating and compiling the SW application
- 3. Setup a Serial terminal/Console (USB-serial port),
- 4. Connecting and setup a JTAG-USB programmer,
  - Configuring the FPGA (.BIT if PL-side existing)
- 5. Creating a 'Debug Configuration' for hardware debugging
- 6. Debug (insert breakpoints, stepping, run, etc.)





From Vivado: Tools menu  $\rightarrow$  Launch VITIS IDE

OR externally

Start menu  $\rightarrow$  Programs  $\rightarrow$  Xilinx Design Tools  $\rightarrow$  Xilinx VITIS 2020.1

Do Not run Xilinx VITIS HLS 2020.1 !

- Set workspace directory properly (lab02\_a):
  - Recommended to use vitis\_workspace as a subdirectory in your lab folder. Then Launch...



## Xilinx VITIS – Create Application

### Recall the steps of the former LAB01!

### 1. Create a new application project

- File  $\rightarrow$  New  $\rightarrow$  Application Project...

### 2. Platform – Create a new platform from HW (XSA)

- Browse... for LAB02 system\_wrapper.xsa. Open it.
- Do not select the "Generate boot components"

### 3. Application project details

- Type "TestApp" as project name
- Type "Zybo\_test\_system" as system project name
- Select ps7\_cortexa9\_0 as target ARM core 0
- 4. Domain: leave settings as default (standalone)

## **Create Application (cont)**

Vew Application Project	_	ο×	
Application Project Details Specify the application project name and its system project properties			
Application project name: TestApp System Project Create a new system project for the application or select an existing one from the workpsace	0		
Select a system project Create new System project details System project name: Zybo_test_system Target processor Select target processor for the Application project. Processor Associated applications	1. 2. 3. 4.	Type app ( <b>"TestApp"</b> Type syste name: <b>"Zybo_tes</b> Select ARM core for Te NEXT.	project name: em project t_system" M CortexA-0 estApp
Processor of Passociated applications ps7_cortexa9_0 TestApp ps7_cortexa9 SMP Show all processors in the hardware specification (1)			
	1	Cancel	43

# Example I.) Creating TestApp application

Vew Application Project				
Templates				
Select a template to create your project.				
Available Templates:				
Find:	Hello World			
✓ SW development templates	Let's say 'Hello World' in C.			
Dhrystone				
1 Empty Application		1. Sele	ct "Empty	
Empty Application (C++)		qqA	lication". FINISH.	
Hello World				
IwIP Echo Server		2. It wi	li takes ~1min tin	ne 😊
IwIP TCP Perf Client				
IwIP TCP Perf Server				
IwIP UDP Perf Client				
IwIP UDP Perf Server				
Memory Tests				
OpenAMP echo-test				
OpenAMP matrix multiplication Demo				
OpenAMP RPC Demo				
Peripheral Tests				
RSA Authentication App				
Zynq DRAM tests				
Zynq FSBL				
(?)	< Back Next >	Finish	Cancel	

## VITIS GUI – Main window



## **VITIS – HW platform**

1000000 PS 2000000 - 10000000000									(1997) - A1960 - A
Vitis_workspace - system_wrapper/platform.spr - Vitis IDE								1.000	σ×
							Ouic		- Mr Debug
				<u> </u>			Quici		In As people
Explorer 🛛 🕒 🔽 🗸 🗖	👗 Zybo_test_system 🛛 💥 Tes	tApp 🖌 🖌 syster	m_wrapper 🛛	2				E Outline 🛛	
✓ System_wrapper	Hardware Platform Spe	cification		-			<u>^</u>	An outline is not avai	lable.
> > export	Los a s								
> 🗁 hw	Design Information								
> 👝 logs	Target FPGA Device: 7z010								
B resources	Part: xc7z010cl	g400-1							
V platform.spr	Created On: Fri Aug 21	00:16:52 2020							
V Zybo_test_system [ system_wrapper ]	The second second second								
> ) Includes	Note: To view ip parameters, dou	ble-click on the cell	containing ip nar	me in any of the belo	w tables.				
> 🗁 src	Address Map for processor ps7_	cortexa9[0-1]							
> 🖉 _ide	Filter	Search	-4	29 Loaded - 29 Shov	vn - 2 Selecter	d -			
🔏 Zybo test system.sprj		Page Address	High Address	C I I I A I I	(D.V.D.)	сот <b>т</b> а с			
	din	0x41200000	0v4120ffff		register	је јуре			
🖌 Assistant 🕄 📄 🕀 🕼 🔦 🚺 🎋 🏱 🗖 🗖	pb	0x41210000	0x4121ffff	S_AXI	register	4G Memory ad	dress map (	(PS)	
> 📑 Zybo test system [System]	ps7_uart_1	0xe0001000	0xe0001fff	-	register	Check dip and	pb address	es!	
system_v apper [Platform]	ps7_iop_bus_config_0	0xe0200000	0xe0200fff	54 55	register		_		
$\mathbf{T}$	ps7_sici_0	0xf8003000	0xf8003fff	2	register		II		
	ps7_dma_ns	0xf8004000	0xf8004fff		register				
	ps7_ddrc_0	0xf8006000	0xf8006fff		register	List and your		-	
	ps7_dev_crg_0 ps7 xadc 0	0xf8007000	0xf80070ff	-	register	List and versi	ons of use	a	
	7-£ 0	0.2000000	0			PS peripheral	s (below)		
LIM platform from	Main Hardware Specification								
Vivado, description of		Vitis Log D Gu	idanca			Д.			<b>∾</b> • □ □
elaborated embedded	Build Console [Zybo test system.]	Debual	Idance						
system			ID Instan	~~		ID Turne	ID Version	Pagistar	~
	×		IP Instan	ce		іг іуре	IP VEISION	Register	> ×
			dip		a	ixi_gpio	2.0	Registers	
			pb		a	xi_gpio	2.0	Registers	
			proce	ssing_system7	_0 p	processing_system7	5.5	-	
			ps7_0	_axi_periph	a	xi_interconnect	2.1	-	46
			ps7_at	fi_0	F	os7_afi	1.00.a	-	τu

## **VITIS – BSP Board Support Package**

#### Software Platform Settings

- Selected OS: *standalone* vs. *freertos\_10* (or 3rd Party OS)
- Supported SW libraries (lib)

oard Support Package Se	ettings			
Control various settings of y	our Board Support Pack	age.		1
Overview standalone	F:/Vivado_2020.1/lab	02_a/vitis_works	pace/system_wrapper/ps7_cortexa9_0/domain_ps7_cortexa9_0/bsp/sy	stem.mss
<ul> <li>ps7_cortexa9_0</li> </ul>	OS Version: 7.2 ~	]	caches, interrupts and exceptions as well as the basic features of a ho nput and output, profiling, abort and exit.	environment, such as standard
	Target Hardware	F 0/2 1 202		
	Hardware Specificati	ion: F:/Vivado_202	0.1/lab02_a/vitis_workspace/system_wrapper/hw/system_wrapper.xsa	
	Processor:	ps/_conexa9_	v	
	Supported Libraries			
	Supported cibrones			
	and the second second second second			
	Check the box next	to the libraries yo	u want included in your Board Support Package.You can configure the lib	rary in the navigator on the left
	Check the box next	to the libraries yo	u want included in your Board Support Package.You can configure the lib	rary in the navigator on the left
	Check the box next	to the libraries yo Version	u want included in your Board Support Package.You can configure the lib Description	rary in the navigator on the lef
	Check the box next	to the libraries yo Version 2.1	u want included in your Board Support Package.You can configure the lib Description Librnetal Library	rary in the navigator on the lef
	Check the box next	Version 2.1 1.2	u want included in your Board Support Package.You can configure the lib Description Libmetal Library Iwip211 library: IwIP (light weight IP) is an open sour	rary in the navigator on the lef
	Check the box next Name I libmetal Vwip211 Openamp Viffe	Version 2.1 1.2 1.6 4.3	u want included in your Board Support Package.You can configure the lib Description Libmetal Library Iwip211 library: IwIP (light weight IP) is an open sour OpenAmp Library Generic Fat File System Library	rary in the navigator on the lef
	Check the box next Name Ibibmetal Vivip211 Openamp Xilffs Vilfash	Version 2.1 1.2 1.6 4.3 4.8	u want included in your Board Support Package.You can configure the lib Description Libmetal Library Iwip211 library: IwIP (light weight IP) is an open sour OpenAmp Library Generic Fat File System Library Xilinx Flash library for Intel/AMD CEI compliant paral.	rary in the navigator on the lef
	Check the box next Name I libmetal Vwip211 Openamp Xilffs Xilffash Xiliff	to the libraries yo Version 2.1 1.2 1.6 4.3 4.8 5.15	u want included in your Board Support Package.You can configure the lib Description Libmetal Library Iwip211 library: IwIP (light weight IP) is an open sour OpenAmp Library Generic Fat File System Library Xilinx Flash library for Intel/AMD CFI compliant paral Xilinx In-system and Serial Elash Library/WARNING: X	rary in the navigator on the lef
	Check the box next Name IIbmetal Vwip211 Openamp Xilffs Xilflash Xilisf Xilloader	to the libraries yo Version 2.1 1.2 1.6 4.3 4.8 5.15 1.1	u want included in your Board Support Package.You can configure the lib Description Libmetal Library Iwip211 library: IwIP (light weight IP) is an open sour OpenAmp Library Generic Fat File System Library Xilinx Flash library for Intel/AMD CFI compliant paral Xilinx In-system and Serial Flash LibraryWARNING: X Xilinx Versal Platform Loader Library	rary in the navigator on the lef
	Check the box next Name Iibmetal Vwip211 Openamp Xilffs Xilfash Xilisf Xilloader Xiloni	to the libraries yo Version 2.1 1.2 1.6 4.3 4.8 5.15 1.1 1.1	u want included in your Board Support Package.You can configure the lib Description Libmetal Library Iwip211 library: IwIP (light weight IP) is an open sour OpenAmp Library Generic Fat File System Library Xilinx Flash library for Intel/AMD CFI compliant paral Xilinx In-system and Serial Flash LibraryWARNING: X Xilinx Versal Platform Loader Library Xilinx versal Platform Loader and Manager Interface	rary in the navigator on the lef
	Check the box next Name Iibmetal Vwip211 Openamp Xilffs Xilfash Xilisf Xilloader XilpImi Xilpm	to the libraries yo Version 2.1 1.2 1.6 4.3 4.8 5.15 1.1 1.1 1.1 3.1	u want included in your Board Support Package.You can configure the lib Description Libmetal Library Iwip211 library: IwIP (light weight IP) is an open sour OpenAmp Library Generic Fat File System Library Xilinx Flash library for Intel/AMD CFI compliant paral Xilinx In-system and Serial Flash LibraryWARNING: X Xilinx Versal Platform Loader Library Xilinx versal Platform Loader and Manager Interface Platform Management API Library for ZyngMP and	rary in the navigator on the lef
	Check the box next Name Iibmetal Vivip211 Openamp Xilffs Xilflash Xillsf Xilloader Xilpmi Xilpm Xilpm	to the libraries yo Version 2.1 1.2 1.6 4.3 4.8 5.15 1.1 1.1 1.1 3.1 1.6	u want included in your Board Support Package.You can configure the lib Description Libmetal Library Iwip211 library: IwIP (light weight IP) is an open sour OpenAmp Library Generic Fat File System Library Xilinx Flash library for Intel/AMD CFI compliant paral Xilinx In-system and Serial Flash LibraryWARNING: X Xilinx Versal Platform Loader Library Xilinx versal Platform Loader and Manager Interface Platform Management API Library for ZynqMP and Xilinx RSA Library to access RSA and SHA software al	rary in the navigator on the lef
	Check the box next Name I libmetal Vivip211 Openamp Xilffs Xilflash Xilflash Xilloader XilpImi Xilpm Xilpm Xilpm Xilpsa	to the libraries yo Version 2.1 1.2 1.6 4.3 4.8 5.15 1.1 1.1 1.1 3.1 1.6 1.1	u want included in your Board Support Package.You can configure the lib Description Libmetal Library Iwip211 library: IwIP (light weight IP) is an open sour OpenAmp Library Generic Fat File System Library Xilinx Flash library for Intel/AMD CFI compliant paral Xilinx In-system and Serial Flash LibraryWARNING: X Xilinx Versal Platform Loader Library Xilinx versal Platform Loader and Manager Interface Platform Management API Library for ZynqMP and Xilinx RSA Library to access RSA and SHA software al Xilinx Versal Soft Error Mitigation Library	rary in the navigator on the left

.MSS: Microprocessor Software Specification (system.mss)

## Q & A 1.)

- What is the *IP type* and *IP version* of "dip" and "pb" instances?
  - axi\_gpio,

- v2.0

#### • What is the driver name of them?

- gpio
- Calculate what size they are?
  - dip: 0x4120 0000-0x4120 ffff = 64 KByte
  - pb: 0x4121 0000-0x4121 ffff = 64 KByte

## Add C/C++ source(s)

 Add/Create new source (lab2\_a.c) to the application project
 Download and unpack the archive from

🛃 Explorer 🔀		
✓ Kartem_wrapp	er	
🔉 🗁 bitstream		
> 🗁 export		
> 😕 hw		
> 🔁 logs		
> 😕 ps7_cortex	a9_0	
😂 resources		
🚽 platform.sp	or	
✓ 📰 Zybo_test_syst	tem [ system_wrapper ]	
🗸 💽 TestApp [ d	lomain_ps7_cortexa9_0	
> 🗊 Includes	1 Right click o	n application /src
V 🗁 src		
<b>N</b>	New	>
F	Copy	Ctrl+C
	Darte	Ctrl+V
) 🌽 _ide 📖	Paste	curry
🌿 lest 🚜	Delete	
👗 Zybo_t 🔬	Refresh	
2	Import Sources	
- Assistant 🖾	Source	>
> 🐸 Zybo_test_	Move	
System_wi	Rename	

Download and unpack the archive from laboratory website: BER lab2 a main TestApp.zip

	File system Import resources from the local file system.	3
	From directory: F:\Vivado_2020.1\web	Browse
	BER_lab2_a_main_TestApp.zip	
	Filter Types Select All Deselect All Select source file/dir.	
1	Into folder: TestApp/src	Browse
	Options Overwrite existing resources without warning	
	Create top-level folder Advanced >>	
	? Finish	Cancel

## TestApp – source code



## VITIS – Project Explorer / Hierarchy



## **Build project**

- 1. Select Application project (e.g. TestApp)
- 2. Project menu  $\rightarrow$  Build Project... in two steps:



- Build BSP (system\_wrapper)
- Build software application (lab2\_a.c)

1 Right click on application.			
V Zybo_test_system [ system_wrap]	per] a9.01	17 //printf("	Start of the
> ∰ Binaries		New	>
> 🗊 Includes		Move To System Project	
v 🔁 src	Ē	Paste	Ctrl+V
> c lab2_a.c	×	Delete	
National Script.ld ■ README tyt	\$ <u></u>	Refresh	
■ Xilinx.spec	<u>è</u>	Import Sources	
> 📂 _ide		Export as Archive	
M lestApp.prj		Build Project	
Zybo_test_system.sprj		Clean Project	
Assistant 33	2	Generate Linker Script	

## Build project – Result (Console)

```
'Building target: TestApp.elf'
'Invoking: ARM v7 gcc linker'
arm-none-eabi-qcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-
build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -
LF:/Vivado 2020.1/lab02 a/vitis workspace/system wrapper/export/syste
m_wrapper/sw/system_wrapper/domain_ps7_cortexa9_0/bsplib/lib -o
"TestApp.elf" ./src/lab2 a.o -Wl,--start-group,-lxil,-lgcc,-lc,--
end-group
'Finished building target: TestApp.elf'
1 1
'Invoking: ARM v7 Print Size'
arm-none-eabi-size TestApp.elf
                               ltee "TestApp.elf.size"
          data
                          dec
                                 hex filename
  text
                  bss
  22840
          1176 22584 46600
                                b608 TestApp.elf
'Finished building: TestApp.elf.size'
```

**Decimal size: 46600 byte** ~46 KByte . The entire program can be placed both the internal on-chip RAM 0/1 and the external DDR RAM. (On the PL / FPGA-side, however, this amount of BRAM memory should be reserved). Therefore, the executable <code>.elf</code> file was also generated successfully.

## **Embedded system and software test** verification

(optional, but we don't

use it!)

- **Connect** the USB-serial cable (power+programmer functionality). Please 1. check: JTAG programming port
  - JP7 jumper = USB power!
  - JP5 jumper = JTAG mode!

connector.

2. Now **Power ON** the ZyBo platform







ZyBo - Xilinx USB programming cable

VCC3V3 – red VREF (6) GND – black GND (5) TDO-FX2 – lilac – TDO (3) TDI-JTAG – white TDI (2) TMS-JTAG – green TMS (1)

## **Creating Debug Configuration**

Select the application (TestApp) in the Project Explorer



## **Create a new GDB configuration**

Select "Single Application Debug (GDB)" option

New configuration

✓ Debug Configurations			– 🗆 X
Create, manage, and run configurations Debug a program using Application Debugger (G	DB).		Ť.
Image: Single Application Debug         Image: Single Application Debug <th>Name:       Debugger_TestApp-GDB       2         Main       Application       Target Setup       Debugger       Common       C         Hardware Platform:       \${sdxTcfLaunchFile:project=TestApp;fileType=h       Search         Bitstream File:       _ide/bitstream/system_wrapper.bit       Search         Use FSBL flow for initialization       Initialization File:       _ide/psinit/ps7_init.tcl       Search</th> <th>heck all GDB Browse Browse Browse</th> <th>settings.</th>	Name:       Debugger_TestApp-GDB       2         Main       Application       Target Setup       Debugger       Common       C         Hardware Platform:       \${sdxTcfLaunchFile:project=TestApp;fileType=h       Search         Bitstream File:       _ide/bitstream/system_wrapper.bit       Search         Use FSBL flow for initialization       Initialization File:       _ide/psinit/ps7_init.tcl       Search	heck all GDB Browse Browse Browse	settings.
	<ul> <li>Summary:</li> <li>Reset entire system</li> <li>Program FPGA</li> <li>Skip Revision Check</li> <li>Run ps7_init</li> <li>Run ps7_post_config</li> <li>Enable Cross-Triggering</li> </ul>	sunching the debugg L). om PL to PS. (Recommer ON). I, and Applications wi oplications tab. http:/Debug/TestApp.e	er. nended to use II be downloaded !f)
Filter matched 4 of 4 items		Revert	Apply
0		3 Debug	Close

## Lunching Debugger



## Set Debug-serial port (VITIS terminal)

🗐 Console 📮 Vitis Serial Terminal 🙁 🕥 Executables 📓 Vitis Log 🦹 Problems 🙀 Debugger Console 🔤 🗖 🗖		
Click on + button to add a port to the terminal.		
Set and connect		
Terminal window		
	$\mathbf{N}$	
×	A	
	┥ Connect to s	erial port 🛛 🗙
Li Sena Clear	-Basic Settings	
Possible ways to loggin via serial port:	Port:	COM18 ~
1 VITIS Serial Terminal: integrated or	Baud Rate: 1	15200 ~
2 using external program: (HyperTerminal, Putty etc.)		
2. Using external program. (Hyper terminal, Futty etc.)	<ul> <li>Advance S</li> </ul>	ettings
	Data Bits:	8 ~
	Stop Pite	1
• Terminal. Baudkate / Data bits according	Stop bits.	1 ×
to the settings of <i>PS UART</i> or / AXI_UART IP	Parity:	None 🗸
modul!	Flow Control	None 🗸
• Port: COM[XY] – setting according to WINDOWS	Timeout (sec	):
$\rightarrow$ Device Manager" $\rightarrow$ Ports (COM & PT)		_
	ОК	Cancel
USB Serial Port (COM18)		

## **TestApp – Verification result**



## **TestApp – Verification result**



During active debug process set in the Variables window both the BaseAddress / IsReady parameters of the pb / push variables to Hexadecimal format.

## **Terminate Debug process**

**IMPORTANT**! At the end of the HW debug, the running debug configuration • must be Terminated and Removed!

61



## **Compiler settings**

- Check compiler settings:
  - − Right click on TestApp → C/C++ Build Settings



## Linker Script generation (Basic)

• Xilinx menu → Generate Linker Script (lscript.ld) → RAMO



//printf("-- Start of the 1 1 6 7 1 6 Ctrl+V \_ 🚽 Generate a linker script Generate linker script Control your application's memory map. Output Settings Project: Zybo test Output Script: F:\Vivado 2020.1\lab01\vitis workspace\Zybo test\src\lscript.ld Browse Modify project build settings as follows: Set generated script on all project build configurations  $\sim$ Hardware Memory Map Memory Base Address Size 511 MB ps7 ddr 0 0x00100000 ps7\_ram\_0 0x00000000 192 KB ps7\_ram\_1 0xFFFF0000 ~63.5 KB Fixed Section Assignments ?

Choose between Internal RAM0/1 vs. External memory space Instructions / Program codes Data / Variables Heap / Stack sizes × 3 Basic Advanced Place Code Sections in: ps7\_ram\_0 Place Data Sections in: ps7 ram 0  $\sim$ Place Heap and Stack in: ps7\_ram\_0 0×00000400 Heap Size: 1 KB 1 KB 0×00000400 Stack Size: Place each sections into RAM0 instead of external DDR memory! Then Generate. Generate Cancel

## Example II.) Peripheral Test

- 1. File  $\rightarrow$  New  $\rightarrow$  Application Project ...
- 2. Select system\_wrapper.xsa as platform
- 3. Add "Peripheral\_test" as application
   project name
  - + Create a new system project (leave Peripheral Test\_system by default)
  - Select ps7\_cortexa9\_0 ARM core-0
- 4. Leave domain settings as default
- 5. Templates: select "Peripheral Test". FINISH.

## **Example II.) Build and Debug**

- 1. Build the built-in *Peripheral Test* application (.elf)
- 2. Lunch the proper Debug configuration (GDB) for hardware debugging
- 3. Setup the VITIS serial terminal/Console (USB-serial port),
- 4. Connecting and setup a JTAG-USB programmer,
  - Configuring the FPGA (.BIT if PL-side existing)
- 5. Debug procedure (insert breakpoints, stepping, run, etc.)
  - Watching variables and examine memory monitor !
- 6. At the end of debug procedure do not forget to Terminate and Remove the actual Debug configuration (GDB)!
- 7. That's all :D

## **Example II.) Questions & Answers**

• What is the size of the Peripheral\_test application?

– ~82 Kbyte

'Invoking: ARM v7 Print Size'
arm-none-eabi-size Peripheral\_test.elf |tee
"Peripheral\_test.elf.size"
 text data bss dec hexfilename
 46796 1992 33440 82228
14134Peripheral\_test.elf
'Finished building: Peripheral\_test.elf.size'

- Generate the linker script to RAM1 (ps7\_ram1) address space! What do you experience?
  - Linking ERROR. Why?

## HW debugging steps – Peripheral\_test

- 1. Create a new Debug Configuration (GDB) for Peripheral\_test
- 2. Lunch Debugger
- 3. Set-up Debug-serial port (VITIS terminal)
- 4. HW debug Peripheral\_test
- 5. Examine results serial logs
- 6. Terminate and remove debug process!

```
Connected to COM18 at 115200
---Entering main---
Running ScuGicSelfTestExample() for ps7_scugic_0...
ScuGicSelfTestExample PASSED
ScuGic Interrupt Setup PASSED
Running GpioInputExample() for dip...
GpioInputExample PASSED. Read data:0xD
Running GpioInputExample() for pb...
GpioInputExample PASSED. Read data:0x4
Running DcfgSelfTestExample() for ps7_dev_cfg_0...
DcfgSelfTestExample PASSED
```

## LAB02 – Summary

- To the ARM-AXI base system created in the previous (4. LAB01), we added two PL-side AXI GPIO peripherals from the Vivado IP catalog.
- Peripherals were properly configured and connected to the external I/O pins of the FPGA.
- We examined both the Block Diagram and the report files.
- The DIP switches (4) and PB pushbuttons (4) on the ZyBo card have been assigned to the pin assignments.
- Finally, we verified the completed embedded system (HW+FW) and the correct operation of the SW application (TestApp, and Peripheral Test) in VITIS unified environment.



EFOP-3.4.3-16-2016-00009

A felsőfokú oktatás minőségének és hozzáférhetőségének együttes javítása a Pannon Egyetemen

# THANK YOU FOR YOUR KIND ATTENTION!





**Európai Unió** Európai Strukturális és Beruházási Alapok

BEFEKTETÉS A JÖVŐBE



Magyarország Kormánya • X