

#### EFOP-3.4.3-16-2016-00009

A felsőfokú oktatás minőségének és hozzáférhetőségének együttes javítása a Pannon Egyetemen

# FPGA-BASED EMBEDDED SYSTEM DEVELOPMENT (VEMIVIB334BR)



#### Created by Zsolt Voroshazi, PhD

voroshazi.zsolt@mik.uni-pannon.hu

Updated: 2. May. 2024.





**Európai Unió** Európai Strukturális és Beruházási Alapok

BEFEKTETÉS A JÖVŐBE

Magyarország Kormánya

#### **Topics covered**

- 1. Introduction Embedded Systems
- 2. FPGAs, Digilent ZyBo development platform
- Embedded System Firmware development environment (Xilinx Vivado "EDK" Embedded Development)
- 4. Embedded System Software development environment (Xilinx VITIS "SDK")
- 5. Embedded Base System Build (and Board Bring-Up)
- 6. Adding Peripherals (from IP database) to BSB
- 7. Creating and adding custom (Ultrasonic sensor HC-SR04) Peripherals to BSB
- 8. Development, testing and debugging of software applications Xilinx VITIS (SDK)
- 9. Design and Development of Complex IP cores and applications (e.g. camera/video/ audio controllers)

#### **Important notes & Tips**

- Make sure that the path of the Vivado/VITIS project to be created does NOT contain accented letters or "White-space" characters!
- Have permissions on the drive you are working on:
  - If possible, DO NOT work on a network / USB drive!
- The name of the project and source files should NOT start with a number, but they can contain a number! (due to VHDL)
- Use case-sensitive letters consistently in source file and project!
- If possible, the name of the project directory, project and source file(s) should be different and refer to their function for easier identification of error messages.
- The directory path should be no longer than 256 characters!



## **ULTRASONIC SENSOR**

HC SR04 sensor board





#### References

• HC-SR04: Ultrasonic Sensor tutorial

<u>https://lastminuteengineers.com/arduino-sr04-ultrasonic-sensor-tutorial/</u>

 Jordy Achten - HacksterIO tutorial: Minized and VITIS motor control with HC-SR04 (2020)

https://www.hackster.io/jordy-achten/minized-and-vitis-for-motor-controlwith-added-hc-sr04-0e82cb

• Xilinx Vivado – Creating custom lps (UG1118)

<u>https://docs.amd.com/v/u/2019.2-English/ug1118-vivado-creating-packaging-custom-ip</u>

# **HC-SR04 Ultrasonic sensor**

#### **Sensor Specifications:**

**Operating Voltage** 

Operating Current

Operating Frequency (T: transmitter)

Max Range

Min Range

**Ranging Accuracy** 

Measuring Angle

**Trigger Input Signal** 

Dimension

**DC 3V3** (and 5V tolerant) 15 mA 40 KHz HC-SR04 4 m 2 cm ~3 mm 15 degree

10  $\mu$ S TTL pulse

45 x 20 x 15mm

Last Minute

ENGINEERS.com

# What is ultrasound?

• Ultrasound is a high-pitched sound wave: it's frequency exceeds the audible range of human hearing.



- Humans can hear sound waves that vibrate in the range of about 20 times per sec (20 Hz, a deep rumbling noise) to 20,000 times a second (20 KHz, a high-pitched whistle).
- Ultrasound has a frequency of more than 20 KHz and is therefore inaudible to humans.



#### **HC-SR04** pinout

- 1. VCC supplies power to the HC-SR04 sensor. You can connect it to the 3.3V of PMOD connector.
- 2. Trig (Trigger) pin triggers ultrasonic sound pulses. By setting this pin to HIGH for **10µs**, the sensor initiates an ultrasonic burst.
- 3. Echo pin goes high when the ultrasonic burst is transmitted and remains high until the sensor receives an echo, after which it goes low. By measuring the time the Echo pin stays high, the <u>distance</u> can be calculated.
- **4. GND:** ground pin.





#### **HC-SR04 Ultrasonic Sensor**

How does HC-SR04 Sensor work?



Trigger	9		
Transmit			
Echo		38ms	

- Trigger pin is set HIGH for 10µs. In response, the sensor transmits an ultrasonic burst of eight pulses at 40 kHz. This is a 8-pulse pattern.
- Pulse pattern travel through the air. Meanwhile the echo pin goes HIGH to initiate the echo-back signal.

	Last Minute ENGINEERS.com
Trigger	
Transmit	
Echo	500µs

- A. If pulses are not reflected back, the echo signal times out and goes low after 38ms.
- B. If pulses are reflected back, this generates a pulse on the echo pin whose width varies from 150 µs to 25 ms depending on the time taken to receive the signal => calculate the distance!

## **Calculate the distance**

• The width of the received pulse is used to calculate the distance from the reflected object.



Example: suppose that time := 500  $\mu$ s. (The speed of sound is 340 m/s.)

To calculate the distance, we need to convert the speed of sound into cm/ $\mu$ s. It is 0.034 cm/ $\mu$ s.

Distance =  $0.034 \text{ cm/}\mu\text{s} \times 500 \mu\text{s}$ 

Distance =  $(0.034 \text{ cm}/\mu \text{s} \times 500 \mu \text{s}) / 2$ 







#### **XILINX VIVADO DESIGN SUITE**

Creating custom IP core to the Embedded Base System





Európai Unió Európai Strukturális és Beruházási Alapok

BEFEKTETÉS A JÖVŐBE

Magyarország Kormánya

## Task

- Vivado Block Designer
  - Create and add a custom Ultrasonic Sensor (HC-SR04) IP peripheral to the block design (Embedded Base System) not in the IP Catalog,
  - Parameterize IP blocks, set connections, interfaces, address, and external ports (if needed),
- VITIS SDK
  - Create SW driver
  - Customize **compiler** settings,
  - Creating a software application: HC\_SR04\_IP\_mReadReg()

#### Main steps to solve the task

• Create a new project based on previous lab (LAB02\_A) by using the Xilinx Vivado (IPI) embedded system designer,

- LAB02\_A project  $\rightarrow$  Save as...  $\rightarrow$  LAB05 !

- Create and generate custom IP Peripheral in Package IP Wizard,
- Select and add custom IP Peripheral to the base system,
- Parameterize and connect them, make external ports,
- Overview of the created project,
  - Implementation and Bitstream generation (.BIT) is now necessary, because PL side will also be configured!
- Create peripheral software application(s) running on ARM by using the Xilinx VITIS environment (~SDK),
- Verify the operation of the completed embedded system and software application test on Digilent ZyBo.

#### Project – Open / Save as...

- Start Vivado
  - − Start menu → Programs → Xilinx Design Tools → Vivado
     2020.2
- Open the previous project! (LAB02\_A)
  - − File  $\rightarrow$  Project  $\rightarrow$  Open... / Open Recent...
  - <projectdir>/LAB02\_A/<system\_name>.xpr →
    Open
- File  $\rightarrow$  Project  $\rightarrow$  Save As...  $\rightarrow$  LAB05

(This will save the former project LAB02\_A as LAB05)

#### Test system to be implemented



#### **PS side:**

- ARM hard-processor (Core0)
- Internal OnChip-RAM controller
- UART1 (serial) interface
- External DDR3 memory controller

- PL side (in FPGA logic)
- 2 GPIOs for Push Button and Dip Switches
- LAB05: custom HC\_SR04
   Ultrasonic IP

## Add IP path (similar to LAB03)

#### • File $\rightarrow$ IP $\rightarrow$ New Location... $\rightarrow$ Next

À New IP Location		×	A new IP can be located at:
Manage IP Settings Set options for creating and generating IP.			<ul> <li>a.) locally into the actual project directory</li> <li>or</li> <li>b.) globally into the Vivado's IP Catalog</li> </ul>
Part: Target language: Target simulator: Simulator language:	Zybo (xc7z010clg400-1) VHDL Vivado Simulator VHDI	···· ·· ··	(~global <b>repository</b> ) We want to use this latter now add \IP_Repo at the and of path (where our previous projects located).
IP location:	C:/vivado_2020_2/IP_Repo	<b>⊗</b> …	
?	< <u>B</u> ack <u>N</u> ext > <u>Finish</u>	Cancel	IP Repolemented in project

subdirectory created with an **.xpr** project file.

#### IP Wizard – LED IP peripheral (I.)

• Tools  $\rightarrow$  Create and Package New IP...  $\rightarrow$  Next



#### **IP Wizard – LED IP peripheral (II.)** Interrupt not enabled . S\_AXI (and not S00\_AXI !) . Lite (AXI Lite if.) • Slave mode . $\times$ A Create and Package New IP HDL: Add Interfaces DATA WIDTH Add AXI4 interfaces supported by your peripheral . **MEMORY SIZE** . NUM REG 1 • Enable Interrupt Support + -Name S AXI $\odot$ A Create and Package New IP X Interfaces Lite Interface Type $\sim$ 🕀 S AXI **Create Peripheral** Interface Mode Slave $\sim$ Peripheral Generation Summary S\_AXI 32 Data Width (Bits) $\sim$ 1. IP (xilinx.com:user:led\_ip:1.0) with 1 interface(s) 2. Driver(v1\_00\_a) and testapp more info led ip v1.0 Memory Size (Bytes) 64 $\sim$ 3. AXI4 VIP Simulation demonstration design more info Number of Registers 4 [4..512] 4. AXI4 Debug Hardware Simulation demonstration design more info Peripheral created will be available in the catalog : E:/BER\_2019\_Vivado2018.3/IP\_Repository ? < Back Finish Cancel Next Steps: 2 Add IP to the repository = Edit in IP Packager... 3 Edit IP Verify Peripheral IP using AXI4 VIP O Verify peripheral IP using JTAG interface **S** XILINX. Click Finish to continue 4 ? < Back Next > Cancel

#### **Project Manager – Package IP template**



# **Generate IP peripheral – IP Catalog**

Project Summary × Package IP - HC_SR04_IP	× IP Catalog ×					
Cores   Interfaces						
Q ≍ ≑ ≇ •€ ⊁ ₽ @ 6					Chec	k! Has your own <i>HC_SR04_IP</i>
Search: Q-					perip	oneral been created in your
Name	^1 AXI4	Status	License	VLNV	proje	ectr
✓						
🗸 🖻 AXI Peripheral						
# HC_SR04_IP_v1.0	AXI4	Pre-Production	Included	xilinx.co	m:user:HC_SR04_IP:1.0	
Ied_ip_v1.0	AXI4	Pre-Production	Included	xilinx.co	m:user:led_ip:1.0	

NOTE: IP-XACT is a standard **xml-based descriptor** (component.xml) that contains definitions, macros, descriptors of custom, reusable, pluggable IPs that can be integrated into an electronic circuit system - in our case an embedded system.



# Modify peripheral template I. - HDLs

• Open the **"top-level"** HC\_SR04\_v1\_0.vhd

Add the following lines to the file:

17	port (		
18 🖯	Users to	o add ports here	
19	clk	: in STD_LOGIC;	
20	echo	: in STD LOGIC;	
21	trigger	: out STD_LOGIC;	
22	User poi	rts ends	

59	port (	
60	clk : in STD_LOGIC;	
61	echo : in STD_LOGIC;	
62	trigger : out STD LOGIC;	
63	S_AXI_ACLK : in std logic;	

95	port map (	
96	clk => clk,	
97	echo => echo,	3
98	trigger => trigger,	
99 ¦	S_AXI_ACLK => s_axi_aclk,	

Sources	? _ 🗆 🖒 X
Q ≍ ≑ + ? ● 0	٥
✓	^
HC_SR04_IP_v1_0(arch_imp) (HC_SR04_IP_v1_0.vhd) (1)	
HC_SR04_IP_v1_0_S_AXI_inst : HC_SR04_IP_v1_0_S_AXI(a	rch_imp) (HC_SR
> 🚍 IP-XACT (1)	

Finally (CTRL+S or Save)

19-21. lines: extend entity's PORT listAdd these ports to the entityNote: CLK requires 100 MHz signal from PL-side!!

60-62. lines : add ports to the component list (user\_logic)

96-98. line: map ports to user\_logic

## Modify peripheral template II. - HDLs

- Open "sub-level" HC\_SR04\_v1\_0\_S\_AXI.vhd-t (as "sub-modul")
- Add the following lines to the file: :

17	port (		Finally (CTRL+S or S	ave) 📄
18 () 19 20	Users clk echo	<pre>to add ports here : in STD_LOGIC; : in STD_LOGIC;</pre>	1 19-21. lines: extend entity's POR	T list
21	trigger User p	: out STD_LOGIC; ports ends	) Add these ports to the entity	

102 🖯	Example-specific design signals		
103	<pre>signal sonar_out_internal : STD_LOGIC_VECTOR(C_S_AXI_DATA_WIDTH-1 downto 0);</pre>	2	
104 ¦	local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH		

		105. Inte . aud internal Signal
124 🤤	component HC_SR04	sonar_out_internal (it is a 32-bit, LE)
125	Port (CIK : IN SID_LOGIC;	
126	echo : in STD_LOGIC;	
127	trigger : out STD LOGIC;	
128	sonar_out : out STD_LOGIC_VECTOR(15 downto 0)	124-129. lines : add component's port list
129 🖨	end component;	
130		
131 ¦ beg	gin	
358		4

359 🖯	process (sonar_out_internal, slv_reg0, slv_reg1, slv_reg2, slv_r	eg3, axi_araddr,
360	variable loc_addr :std_logic_vector(OPT_MEM_ADDR_BITS downto 0);	
361	begin	
362	Address decoding for reading registers	
363	loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto A	359. and 366 lines: extend process with our
364 넉	case loc_addr is	sonar out internal signal and
365 👳	when b"00" =>	assign it to the reg data out!
366 🖨	<pre>reg_data_out &lt;= sonar_out_internal;</pre>	

# Modify peripheral template III. (cont.) - HDLs

- Still open "sub-level" HC\_SR04\_v1\_0\_S\_AXI.vhd-t (as "sub-modul")
- Add the following lines to the file:

397	Add user logic here	4
398 🔆 🛛	axi_HC_SR04 : HC_SR04	
399	Port map ( clk	=> clk,
400	trigger	=> trigger,
401	echo	=> echo,
402 🖨	sonar_out	=> sonar_out_internal(15 downto 0));
403	User logic ends	

**398-402. lines: own VHDL code soure here:** mapping the HC\_SR04 component ports to the user logic.

Finally (CTRL+S or Save)

• Add *HC\_SR04.vhd VHDL source* as *"user\_logic"* file:





BER\_09\_LAB05\_HC\_SR04.zip

#### Synthesis – Package IP

- Flow Navigator menu → Run Synthesis (\*Save before!)
  - Open Synthesized IP peripheral design, OK
  - Warning messages are allowed (the design can be implemented),
  - (Here you can simulate the behaviour of your IP periphery).

Project Manager  $\rightarrow$  Edit Package IP:

• Open HC\_SR04\_IP

Edit Packaged IP





#### **Package IP – Customization Parameters**

Pack	kaging Steps	Merge changes from C	Customizati	on Parameter	<u>s Wizard</u>		
~	Identification	Q   ≚   ≑   +   ⊕	C				
~	Compatibility	Name	Interface Mode	Enablement Dependency	Direction	Driver Value	
1	File Groups	> 🕀 S_AXI	slave				
~	Customization Parameters	<ul> <li>Clock and Reset Signals</li> <li>echo</li> </ul>			in		
0	Ports and Interfaces	trigger			out		
~	Addressing and Memory			4	paremete	ers are visible	2
~	Customization GUI			P	ort width	s and AXI add	dresse
2	Review and Package			2	ports are Echo	visible:	
	2				:	Echo     Trigge	Echo     Trigger

If yellow circle on the page which means that there are warnings. These are not critical, just ignore it.

## **Package IP – Review and Package**

Packaging Steps	Review and Package			
<ul> <li>Identification</li> </ul>	1 warning 2 info messages     HC	SR04 IP" project w	as generated	
<ul> <li>Compatibility</li> </ul>	Summary		ao gonoratoa	
<ul> <li>File Groups</li> </ul>	Display name: HC_SR04_IP_v1.0			
<ul> <li>Customization Parameters</li> </ul>	2 Description: My new AXI based HC SR0 Root directory: c:/vivado 2020 2/IP Repo	4 US IP /HC SR04 IP 1.0		
Ports and Interfaces	After Packaging		Packager cify settings related to IP Packager.	4
<ul> <li>Addressing and Memory</li> </ul>	Create archive of IP - c:/vivado_2020_2/IF	P_Repo/HC_SR04_IP_1.0/xilinx.com_user_HC_S	SR04_IP_1.0.zip <sub>nult Values</sub>	
Customization GUI	edit		The following values will be automatically applied after finishing the IP Packager Wizard.	
Review and Package	Edit packaging settings		Vendor: xilinx.com	
1	3	Package IP	Library: user Category: /UserIP @	
		Project	P location:/ip_repo	
		IP Defaults re File	Automatic Behavior	
		webTalk	After Packaging	
		Help > Text Editor	Create archive of IP	
		3rd Party Simulators	Add IP to the IP Catalog of the current project	
		Selection Rules	Close IP Packager window	
		> Strategies		
		> window Benavior	Edit IP in IP Packager	
5.) OK			<ul> <li>Delete project aner packaging</li> </ul>	
Einolly Re-Par			File Extensions to Filter on Add Directory Create a list of file extensions that will be automatically filtered when	
			adding a directory to a File Group.	
(IP project will au	tomatically close)		+ =	

#### **Return to LAB05**

- Open project  $\rightarrow$  Choose "LAB05"
  - Project Manager  $\rightarrow$  Settings
  - Select IP  $\rightarrow$  +  $\rightarrow$  Add IP path

Flo	ow Navigator		?	
~	PROJECT MANAGER			>
	🔅 Settings			

Project Settings General	IP > Repository Add directories to the list of repositories. You may then add addit repository. If an IP is disabled then a tool-tip will alert you to the r	onal IP to a sele eason.	ected	
Simulation Elaboration Synthesis Implementation Bitstream Y IP Repository	2 PRepositories + -  t t t t t t t t t t t t t t t t t		Browse and ad	e for IP repository, d 🛨 "IP_Repo" to roject
Packager <b>Tool Settings</b> Project IP Defaults > XHub Store Source File Display	Add Repository  I repository was added to the project  Repository	×		
WebTalk Help Text Editor 3rd Party Simulators Colors Selection Rules Shortcuts Strategies Window Behavior	C:/vivado_2020_2/IP_Repo IPs (2) # HC_SR04_IP_v1.0 (xilinx.com:user:HC_SR04_IP:1.0) # led_ip_v1.0 (xilinx.com:user:led_ip:1.0)			

# Adding and connecting PL side HC\_SR04\_IP to the base system I.

New IP core can be added in Vivado (two options):

a.) Block Diagram View  $\rightarrow$  Add IP

b.) Open IP Catalog -> Select IP  $\rightarrow$  Double-click  $\rightarrow$  Add IP to Block Design

Add your own HC\_SR04\_IP peripheral on the PL side to the BSB



# Adding and connecting PL side HC\_SR04\_IP to the base system II.

Now, for your own IP module (HC\_SR04\_IP) you need to configure the following in Vivado (can be manual / automatic!):

- a.) interface connection between IP module and bus system (AXI),
- b.) assignment of the IP module to an **address** range (Base-High Addresses),
- c.) assigning **I/O ports** of IP modules to external ports,
- d.) finally, assigning external ports to physical FPGA pins
   (.XDC editing) IO planning.

#### **Block diagram**

#### Double-click on HC\_SR04\_0 and examine its parameters.



# HCSR04\_IP – configure memory address

- Block Design  $\rightarrow$  Select "Address Editor"
- Assign the unmapped IP peripheral into the memory address:
  - a.) automatically address generation vs. b.) manually (now)

Diagram       ×       Address Editor       ×       1       ress Map         Q       ₹       ♦       ↓       1       ✓       Assigned (4)         Name	× IP Catalog × 02 ✓ Unassigned (0) Internace	4000_0000 Note: GPO ort was se	et)!	^1 F	Rang	a.) Automatic address
✓ \(\Red \) Network 0 ✓ \$\P\$ /processing system7 0					_	(right click -> Auto Assign
<ul> <li>/processing_system7_0/Data (32 address)</li> </ul>	bits : 0x40000000 [ 1G ])					Address)
לעוֹם/S_AXI	S_AXI	Reg	0x4120_0000	0 6	54K	• 0x4120_FFFF
ג /pb/S_AXI	S_AXI	Reg	0x4121_0000	06	54K	• 0x4121_FFFF
גע /led/S_AXI	S_AXI	Reg	0x4122_0000	0 6	54K	• 0x4122_FFFF
□\$ /HC_SR04_IP_0/S_AXI	2 s_axi	S_AXI_reg	0x4123_0000	0 6	54K	• 0x4123_FFFF

b.) Base address manual set\* Led\_ip: 0x4123\_0000 (64K)

\*Address ranges must be aligned into 2<sup>n</sup> size and cannet be overlapped!

# HC\_SR04\_IP – Assign external ports

*HC\_SR04\_IP\_0* must be connected to the FPGA pins on the ZyBo card:

1.) The data ports of the HC\_SR04\_IP instance must be connected to external physical FPGA pins,

2.) If necessary, define the names of the external ports (e.g. trigger\_pin, and echo\_pin), then

3.) In the <system>.XDC file, the pin of the FPGA must be specified.



## **Block Design – Layout synthesis**

- Refresh the Block Design:
  - Regenerate Layout
     C
  - Validate Design (DRC)
  - − Flow Navigator → Run Synthesis Run Synthesis
    - Then Open Synthesized Design , OK
- Final step, assign trigger\_pin, echo\_pin to FPGA IO pins!
  - Layout menu  $\rightarrow$  IO planning layout view



#### **ZyBo - PMOD connectors**

Pmod JA (XADC)	Pmod JB (Hi-Speed)	Pmod JC (Hi-Speed)	Pmod JD (Hi-Speed)	Pmod JE (Std.)	Pmod JF (MIO)	Now we use the standard PMOD
JA1: N15	JB1: T20	JC1: V15	JD1: T14	JE1: V12	JF1: MIO-13	JE 3-4 connector
JA2: L14	JB2: U20	JC2: W15	JD2: T15	JE2: W16	JF2: MIO-10	pins:
JA3: K16	JB3: V20	JC3: T11	JD3: P14	JE3: J15	JF3: MIO-11	echo: J15
JA4: K14	JB4: W20	JC4: T10	JD4: R14	JE4: H15	JF4: MIO-12	trigger: H15
JA7: N16	JB7: Y18	JC7: W14	JD7: U14	JE7: V13	JF7: MIO-0	
JA8: L15	JB8: Y19	JC8: Y14	JD8: U15	JE8: U17	JF8: MIO-9	
JA9: J16	JB9: W18	JC9: T12	JD9: V17	JE9: T17	JF9: MIO-14	
JA10: J14	JB10: W19	JC10: U12	JD10: V18	JE10: Y17	JF10: MIO-15	





#### **IO** planning – pin assignments

#### We use now I/O planning (GUI) for pin assignments!

proper pins assignments based on Zybo\_master.xdc:

- Package Pin:
  - echo\_pin[0]: J15 (as PMOD JE[3])
  - trigger\_pin[1]: H15 (as PMOD JE[4])
- IOSTANDARD: LVCMOS33
- OffChipTermination (OCT): NONE

Tcl Console Messages L	.og Reports	Design Runs	Packag	je Pins I/C	Ports ×									? _
Q ≚ ♦ 📲 +	H													
Name	Direction	Package Pin	Fixed	Bank	I/O Std		Vcco	Vref	Drive Strength	Slew Type		Pull Type		Off-Chip Termin
> B DDR_12642 (71)	INOUT		~	502	(Multiple)*		1.500	(Multiple)		(Multiple)		NONE		FP_VTT_50
> 🗟 dip_pin_12642 (4)	IN			(Multiple)	LVCMOS33*	•	3.300					NONE	~	NONE
> 🕞 FIXED_IO_12642 (59)	INOUT		~	(Multiple)	(Multiple)*		(Multiple)	(Multiple)	(Multiple)	(Multiple)		NONE		(Multiple)
> 🕼 pb_pin_12642 (4)	IN		$\checkmark$	34	LVCMOS33*	•	3.300					NONE	~	NONE
🗸 😂 Scalar ports (2)														
🕑 echo_pin	IN	J15 🗸		35	LVCMOS33*	-	3.300					NONE	~	NONE
🕢 trigger_pin	OUT	H15 🗸		35	LVCMOS33*	•	3.300		12	~	~	NONE	~	NONE
<b>K</b>	1	Packag	Je Pir	า	I/O Std	2							(	ст 3

*File* → *Save Constraints* or CTRL+S. Then, save the XDC file as: "lab05.xdc"

# Implementation and Bitstream generation

• Flow Navigator menu → **Run Implementation** 

Run Implementation

- It can filter out possible wrong assignments / errors,
- Warning messages are allowed (the design can be implemented),
- Some floating wires are also allowed (e.g. Peripheral Reset, etc.).
- While Vivado is working you can check out the synthesis/implementation reports!
- Finally, run the Bitstream generation:
- Flow Navigator → Generate Bitstream



#### **Implementation reports**

- Question-1.) how many resources are occupied on PL?
- Solution: Reports  $\rightarrow$  Report Utilization (or Project Summary  $\Sigma$  )

+	F 4			+
Site Type	Used	Fixed	Available	Util%
Slice LUTs	691	0	17600	3.93
LUT as Logic	629	0	17600	3.57
LUT as Memory	62	0	6000	1.03
LUT as Distributed RAM	0	0		
LUT as Shift Register	62	0		
Slice Registers	1010	0	35200	2.87
Register as Flip Flop	1010	0	35200	2.87

#### VIVADO Export HW → VITIS (~SDK)

• File  $\rightarrow$  Export  $\rightarrow$  Export Hardware...

2020.x: at least an Implemented Design must be able to be exported to HW!

À Export Hardware Platform	n	×
HLx Editions	Export Hardware Platform This wizard will guide you through the <u>export of a hardware platform for use in the Vitis</u> or PetaLinux software tools. To export a hardware platform, you will need to provide a name and location for the exported file and specify the platform properties. Platform type	
	Eixed     A platform supporting embedded software development only.	
<b>E</b> XILINX.	<ul> <li>Expandable</li> <li>A platform supporting acceleration.</li> </ul>	
	< <u>Back</u> <u>Next&gt;</u> <u>Finish</u> Cancel	

#### VIVADO Export HW → VITIS (cont.)

#### Select "Include bitstream" option as output:

been configured, a bitstream	
(.BIT) file generation is required!	×
of the target platform's hardware design.	•
ftware tools.	
bitstream, in addition to the hardware specification for	
ack <u>N</u> ext > <u>F</u> inish Cand	cel
	Hence the PL (FPGA) side has been configured, a bitstream (.BIT) file generation is required! of the target platform's hardware design. ftware tools. bitstream, in addition to the hardware specification for 2 Back Next > Finish Can

#### Export HW → VITIS (cont.)

#### Set XSA\* file name and export directory path:

stored.		
<u>X</u> SA file nan	ne: system_wrapper	
Export to:	C:/vivado_2020_2/lab05	⊗ …
	The XSA will be written to: C:\	vivado_2020_2\lab05\system_wrapper.xsa
		3
	< <u>B</u>	ack <u>Next &gt; Einish</u> Cancel



#### USING XILINX VITIS

LAB05. Creating a software test application for HC\_SR04 IP



Magyarország Kormánya

# VITIS – General steps of application development

- 1. Creating a Vivado project, then Export HW  $\rightarrow$  VITIS,  $\sqrt{}$
- 2. Creating a new application or an application generated from a C/C ++ template (e.g. *TestSonar* as SW application):
  - a. Importing .XSA
  - b. Generating and compiling an application project containing a platform and a domain inside (~BSP: Board Support Package),
  - c. Generating a Linker Script (specifying memory sections, .LD),
  - d. Writing / generating and compiling the **SW** application
- 3. Creating a 'Debug Configuration' for hardware debugging
- 4. Connecting and setup a JTAG-USB programmer,
  - Configuring the FPGA (.BIT hence PL-side was set)
- 5. Setup a Serial terminal/Console (USB-serial port),
- 6. Debug (insert breakpoints, stepping, run, etc.)



– Recommended to use vitis\_workspace as a subdirectory in your lab folder. Launch it...



# **Xilinx VITIS – Create Application**

Recall the steps of the former LAB01/LAB02 ...

#### 1. Create a new application project

− File  $\rightarrow$  New  $\rightarrow$  Application Project...

#### 2. Platform – Create a new platform from HW (XSA)

- Browse... for LAB05 system\_wrapper.xsa. Open it.
- ! Do not select the "Generate boot components"

#### 3. Application project details

- Type "TestSonar" as project name
- Type "TestSonar\_system" as system project name
- Select ps7\_cortexa9\_0 as target ARM core 0
- 4. Domain: leave settings as default (standalone)

# **Example I.) Creating TestSonar as** empty application

Select a template	Select a template to create your project.								
Available Templat	es:								
Find:		G.		Hello World					
✓ SW developm	ent templates			Let's say 'He	llo World' in C.				
Dhrystone									
1 Empty Application					1.	Select "E	mpty App	lication	
Empty Ap	plication (C++)						FINISH		
Hello World				-					
IwIP Echo	Server					2.	It will tak	es ~1min t	ime 🙂
IwIP TCP P	erf Client								1.1
IwIP TCP P	erf Server								
IwIP UDP I	erf Client								
IwIP UDP I	erf Server								
Memory T	ests								
OpenAMP	OpenAMP echo-test								
OpenAMP	matrix multiplicat	ion Demo							
OpenAMP	RPC Demo								
Peripheral	Tests								
RSA Authe	ntication App								
Zynq DRA	M tests								
Zynq FSBL									

## VITIS GUI – Main window (HW)

🚽 workspace - system_wrapper/platform.spr - Vitis IDE							- o ×
File Edit Search Xilinx Project Window Help							
🖆 🕶 📓 🔞 🔹 🗞 🕶 🖾 💋 🖬 🔅 🕶 🔿 🕶 🔗 🕶 🗠	⇒ ▼						🔍 🛛 😰 Design 💠 Debug
🔁 Explorer 🛿 🖻 😫 🗎 🗖 🗖	lab05.c 🕒 HC_SR04_IP.h	system_wrapper	🛙 🔀 Test_Sonar			- 8	🗄 Outline 🛛 👘 🗖
<ul> <li>system_wrapper</li> <li>&gt;</li></ul>	Hardware Platform Sp	There is no active editor that provides an outline.					
> 🗁 hw	Design Information						
> 🗁 logs	Target EPGA Device: 7z010						
esources	Part: xc7z010c	g400-1					
platform.spr	Created With: Vivado 20	020.2					
platform.tcl	Created On: Wed Apr	24 00:26:54 2024					
🗸 🔚 Test_Sonar_system [ system_wrapper ]							
Test_Sonar [ standalone_ps7_cortexa9_0 ]	Note: To view ip parameters, do	uble-click on the cell	containing ip name i	in any of the below ta	ables.		
> 🎇 Binaries							
> 🔊 Includes	Address Map for processor ps	_cortexa9[0-1]					
> 🗁 Debug	Filter Se:	arch	30 Loaded - 30	Shown - 1 Selected	- [Custom: Table Default ]		
> 😂 src	Coll	Pasa Address		Slave Interface	Addr Pange Tupe		
> 💋 _ide	ne7 rom 0	Dase Address	nigh Address	Slave Interface	Addi Kange Type		
K Test_Sonar.prj	ps7_tdtr_0	0x00000000	0x1fffffff	-	memory		
Test_Sonar_system.sprj	dip.	0x00100000	0x4120ffff	S AYI	register		
	- ph	0x41210000	0x4121ffff	S AXI	register 2		
🖌 Assistant 🖾 📄 🖻 🖽 🧐 🖗 🖇 🖗 🗖	HC_SR04_IP_0	0x41230000	0x4123ffff	S_AXI	register	UC SPOA Or ad	droce man and
v Part Sonar system (System)	ps7_uart_1	0xe0001000	0xe0001fff	-	register		dress map and
v @ Test Sonar [Application]	ps7_iop_bus_config_0	0xe0200000	0xe0200fff	3	register	specification of	your custom IP
🐔 Debug	ps7_slcr_0	0xf8000000	0xf8000fff	2	register	specification of	your custom n
Release	ps7_dma_s	0xf8003000	0xf8003fff	20	register	core	
Comparison Comparis	ps7_dma_ns	0xf8004000	0xf8004fff		register		11
Release	ps7_ddrc_0	0xf8006000	0xf8006fff	-	register		
System_wrapper [Platform]	ps7_dev_cfg_0	0xf8007000	0xf80070ff	-	register		
	Main Hardware Specification						
	🗟 Console 🛙 🔝 Problems 🔟 Vitis Log (i) Guidance						
	Platform Tcl Console						
	platform read {C:\vivado platform active {system_	_2020_2\lab05\wc wrapper}	orkspace\system_	_wrapper\platfor	rm.spr}		A
							~
							Þ
						3	

#### **VITIS – Add Driver Repository**

#### Xilinx menu $\rightarrow$ SW Repositories

filter text	Add, remove or change the order of software repositories.	⇔ → ⇒ §			
linx	Local Repositories (available to the current workspace)				
Example Repositories Guidance	C:\vivado_2020_2\IP_Repo\HC_SR04_IP_1.0	New			
Library Repositories		Remove			
Software Repositories		Up			
Toolchain Preferences		Down			
General		Relative			
C/C++	Global Repositories (available across workspaces)				
Team		New			
		Remove			
		Up			
		Down			
	Installation Repositories				
	C:/Xilinx/Vitis/2020.2/data/embeddedsw				
	Rescan Repositories				
	Note: Local repository settings take precedence over global repository settings.				
	Restore Defaults Apply				

#### Note:

New  $\rightarrow$  global location where you created your IP with the previous LED\_IP Package manager (add the directory level where your drivers are located

<dir>\HC\_SR04\_IP\_1.0).

	C:\vivado_2020_2\IP_Repo\HC_SR04_IP_1.0
pp	pa
	Név
	🗖 bd
	drivers
	example_designs
	🔁 hdl
	src 🔁
	🔁 xgui

#### VITIS – Main window (SW-driver)



## VITIS – Set LED\_IP driver

Fro se *"H* dr *"*g

Project Explorer → Right Click TestSonar's → Board
 Support Package Settings

Board Support Package	Settings				
Control various settings of	your Board Support Packa	ge.			
<ul> <li>Overview</li> <li>standalone</li> <li>drivers</li> <li>ps7_cortexa9_0</li> </ul>	Drivers The table below lists a assigned for each con 'none'.	all the components found in nponent. If you do not want	i your hardware system. Y to assign a driver to a co	ou can modify the driver	r (or its version please choose
	Component ps7_cortexa9_0	Component Type ps7_cortexa9	Driver	Driver Ve 2.10	
	HC_SR04_IP_0 dip	HC_SR04_IP avi_gpio	HC_SR04_IP gpio	4.7	
	pb	axi_gpio	gpio	2 4.7	
op down list	ps/_afi_0	ps/_afi	generic	2.1	
	psr_att_t	ps/_an	generic	2.1	
ne proper	ps7_afi_2	ps/_afi	generic	2.1	-

# VITIS – SW project

Project Explorer → double click on lab5.c →
 Open the Outline → double click on
 xparameters.h

(This important header file can be generated after BSP compiled, and parameter values derived from Vivado settings)

- #define XPAR\_HC\_SR04\_IP\_0\_S\_AXI\_BASEADDR
- This macro defines our "HC\_SR04\_IP" custom peripheral
- This #define can be used to read from Ultrasonic sensor

# HC\_SR04\_IP drivers

- Path :
  - <lab05\_project>\system\_wrapper\hw\drivers\
    HC\_SR04\_IP\_v1\_0\src
- Investigate the content of .c, and .h source files (generated from Vivado tool)!
- Reading from the Ultrasonic Sensor:

```
#define HC_SR04_IP_mReadReg(BaseAddress, RegOffset) \
   Xil_In32((BaseAddress) + (RegOffset))
```

# **Analyzing LED\_IP application**

• 1.) Read the distance from ultrasonic sensor (in an infinte loop)



## Important Remark\* - Makefile

\*There is a build problem with VITIS 2020.x when creating a custom AXI-lite based IP. Makefile generation did not work properly (build error).

1. Open system\_wrapper\ps7\_cortexa9\_0\standalone\_ps7\_cortexa9\_0\ bsp\ps7\_cortexa9\_0\libsrc\HC\_SR04\_IP\_v1\_0\src\Makefile



# **Generate Linker Script & Build**

Generate Linker Script to the internal on-chip PS7
 RAM0

N

- Set the Heap / Stack size to **1KB**!
- Now rebuild the TestSonar again!
- Q: What is the size of Test\_Sonar.elf binary?

'Invoking: ARM v7 Print Size'
arm-none-eabi-size Test\_Sonar.elf |tee "Test\_Sonar.elf.size"
 text data bss dec hexfilename
 21780 1144 8232 31156 79b4 Test\_Sonar.elf
'Finished building: Test\_Sonar.elf.size'

#### **TestSonar – Verification result**

• Check debug output on VITIS terminal. What did you experience?

```
lab05 - HC_SR04 Ultrasonic sensor program
started...
Distance: 191 [cm]
Distance: 191 [cm]
Distance: 191 [cm]
Distance: 2 [cm]
Distance: 6 [cm]
Distance: 2 [cm]
Distance: 2 [cm]
Distance: 4 [cm]
Distance: 5 [cm]
Distance: 9 [cm]
Distance: 9 [cm]
Distance: 11 [cm]....
```