

EFOP-3.4.3-16-2016-00009

A felsőfokú oktatás minőségének és hozzáférhetőségének együttes javítása a Pannon Egyetemen

FPGA-BASED EMBEDDED SYSTEM DEVELOPMENT (VEMIVIB334BR)



Created by Zsolt Voroshazi, PhD

voroshazi.zsolt@mik.uni-pannon.hu

Updated: 18 Apr. 2024.





BEFEKTETÉS A JÖVŐBE

SZÉCHENYI 2020



Magyarország Kormánya



7. VIVADO – EMBEDDED SYSTEM

Creating custom peripherals to BSB #3 (MyLED Peripheral)





Európai Unió Európai Strukturális és Beruházási Alapok

BEFEKTETÉS A JÖVŐBE



Magyarország Kormánya

Topics covered

- 1. Introduction Embedded Systems
- 2. FPGAs, Digilent ZyBo development platform
- 3. Embedded System Firmware development environment (Xilinx Vivado "EDK" Embedded Development)
- 4. Embedded System Software development environment (Xilinx VITIS "SDK")
- 5. Embedded Base System Build (and Board Bring-Up)
- 6. Adding Peripherals (from IP database) to BSB
- 7. Creating and adding custom (MyLED) Peripherals to BSB
- 8. Development, testing and debugging of software applications Xilinx VITIS (SDK)
- 9. Design and Development of Complex IP cores and applications (e.g. camera/video/ audio controllers)

Important notes & Tips

- Make sure that the path of the Vivado/VITIS project to be created does NOT contain accented letters or "White-space" characters!
- Have permissions on the drive you are working on:
 - If possible, DO NOT work on a network / USB drive!
- The name of the project and source files should NOT start with a number, but they can contain a number! (due to VHDL)
- Use case-sensitive letters consistently in source file and project!
- If possible, the name of the project directory, project and source file(s) should be different and refer to their function for easier identification of error messages.
- The directory path should be no longer than 256 characters!



XILINX VIVADO DESIGN SUITE

Creating custom IP core to the Embedded Base System





Európai Unió Európai Strukturális és Beruházási Alapok

BEFEKTETÉS A JÖVŐBE



Magyarország Kormánya

Task

- Vivado Block Designer
 - Create and add a custom MyLED IP peripheral to the block design (Embedded Base System) not in the IP Catalog,
 - Parameterize IP blocks, set connections, interfaces, address, and external ports (if needed),
- VITIS SDK
 - Create SW driver
 - Customize compiler settings,
 - Creating a software application: LEDWrite ()

Main steps to solve the task

 Create a new project based on previous lab (LAB02_A) by using the Xilinx Vivado (IPI) embedded system designer,

- LAB02_A project \rightarrow Save as... \rightarrow LAB03 !

- Create and generate custom IP Peripheral in Package IP Wizard,
- Select and add custom IP Peripheral to the base system,
- Parameterize and connect them, make external ports,
- Overview of the created project,
 - Implementation and Bitstream generation (.BIT) is now necessary, because PL side will also be configured!
- Create peripheral software application(s) running on ARM by using the Xilinx VITIS environment (~SDK),
- Verify the operation of the completed embedded system and software application test on Digilent ZyBo.

Project – Open / Save as...

- Start Vivado
 - − Start menu → Programs → Xilinx Design Tools → Vivado
 2020.1
- Open the previous project! (LAB02_A)
 - − File \rightarrow Project \rightarrow Open... / Open Recent...
 - <projectdir>/LAB02_A/<system_name>.xpr →
 Open
- File \rightarrow Project \rightarrow Save As... \rightarrow LAB03

(This will save the former project LAB02_A as LAB03)

Test system to be implemented



PS side:

- ARM hard-processor (Core0)
- Internal OnChip-RAM controller
- UART1 (serial) interface
- External DDR3 memory controller

PL side (in FPGA logic)

• LAB03: custom MyLED IP

Add IP path

• File \rightarrow IP \rightarrow New Location... \rightarrow Next

À New IP Location		×	A new IP can be located at:			
Manage IP Settings Set options for creating and generating IP.			 a.) locally into the actual project director or b.) globally into the Vivado's IP Catalog 			
Part:	Zybo (xc7z010clg400-1)		(~global repository)			
Target language:	VHDL	~	We want to use this latter now			
Target simulator:	Vivado Simulator	~	add \IP_Repo at the and of path (where			
Simulator language:	VHDL	~	our previous projects located).			
IP location:	C:/vivado_2020_2/IP_Repo	S				
?	< <u>B</u> ack <u>N</u> ext > <u>Finish</u>	Cancel				
			\IP_Repo\managed_ip_project subdirectory created with an .xpr project file.			

IP Wizard – LED IP peripheral (I.)

Tools → Create and Package New IP... → Next



IP Wizard – LED IP peripheral (II.)



Project Manager – Package IP template

New menu opti		led_i	p_v1_0.vhd			
🍌 edit_led_ip_v1_0 - [c:/vivado_2020_(/ip_r	epo/edit_led_ip_v1_0.xpr] - Vivado 2020.2					– o x
<u>File Edit Flow Tools Reports</u>	<u>W</u> indow Layout <u>V</u> iew <u>H</u> elp	cess				Ready
🕞 🔶 🔶 🗎 🐘 🗙 📐	₩ ✿ Σ ≤≤ ∅ Ø					🗮 Default Layout 🗸 🗸
Flow Navigator 😤 ≑ ? _	PROJECT MANAGER - edit_led_ip_v1_0					? ×
✓ PROJECT MANAGER	Sources		aiert Summany X IB Catalog X	led in v1 0 5 AXI vbd	x led in v1 0 vbd x Package IP - led in x	
Settings			Sjett Summary April Catalog Ap	(cd_ip_v1_0_5_AA)		
Add Sources		<u></u> 2	ackaging Steps	Identification		
Language Templates	Design sources (2) Ied_ip_v1_0(arch_imp) (led_ip_v1_0.vhd) (1)	/ Identification	Mandan		
₽ IP Catalog	Ied_ip_v1_0_S_AXI_inst : Ied_ip_v1_0_S_A	XI(arch_imp) (led	· Identification	vendor:	xiinx.com	
Edit Packaged IP	✓ □ IP-XACT (1)	•	 Compatibility 	Library:	user	
	Component.xml		 File Groups 	Name:	led_ip	\otimes
✓ IP INTEGRATOR	> Constraints		Customization Parameters	Version:	1.0	\otimes
Create Block Design	Simulation Sources (1) De Utility Sources	~		Display name:	led_ip_v1.0	8
Open Block Design	Kanada Libraire Contrile Orden	>	Ports and Interfaces	Description:	My new AXI LED IP	8
Generate Block Design	nierarchy Libraries Complie Order		 Addressing and Memory 	Vendor display name:		
	Source File Properties	?_05×	Customization GUI	Company url:		
✓ SIMULATION	component.xml	← → ∅	Review and Package	Root directory:	c:/vivado_2020_2/IP_Repo/led_ip_1.0	
Run Simulation		^		Xml file name:	c:/vivado_2020_2/IP_Repo/led_ip_1.0/component.xml	

Open the ton-level HDL .



Generated components of IP peripheral

XPR: the generated IP peripheral can be opened as a separate Vivado project (edit_led_ip_v1_0.xpr)

IP-XACT: component.xml descriptor

- HDL source -
 - <ip_proj_dir>/ip_repository/ ip_repo/led_ip_1.0/hdl
 - top entity : led_ip_v1_0.vhd
 - user logic : led_ip_v1_0_S_AXI.vhd
- BD Block Diagram -
 - <ip_proj_dir>/ip_repository / ip_repo/ led_ip_1.0/ bd
 - bd.tcl
- XGUI
 - <ip_proj_dir>/ip_repository / ip_repo/ led_ip_1.0/ xgui
- Example design
 - <ip_proj_dir>/ip_repository / ip_repo/ led_ip_1.0/ example designs
 - /Bfm_design : Bus Functional Simulation sources
 - debug_hw_design :
- Driver
 - <ip_proj_dir>/ip_repository / ip_repo/ led_ip_1.0/ drivers / led_ip_v1_0/src
 - makefile : Makefile
 - header : led_ip.h
 - source : led_ip.c
 - selftest : led_ip_selftest.c
- Driver interface
 - <ip_proj_dir>/ip_repository / ip_repo/ led_ip_1.0/ drivers / led_ip_v1_0/ data
 - mdd : led_ip.mdd
 - tcl : led_ip_v2_1_0.tcl

led ip v1 0 FW sources SW source, drivers

Generate IP peripheral – IP Catalog

Project Summary × IP Catalog × led_ip_v1_0_S	_AXI.vhd × led_ip_v	v1_0.vhd ×	Package IF	P - led_ip	×	
Cores Interfaces					Check! Has your own LED IP	
Q ≍ ≑ ≇ •⊄ ୬ ∅ ■					peripheral been created in your	
Search: Q-					project?	
Name ^ 1	AXI4	Status	License	VLNV		
✓	1.0)					
AXI Peripheral						
👎 led_ip_v1.0	AXI4	Pre-Production	Included	xilinx.com:	om:use	

NOTE: IP-XACT is a standard **xml-based descriptor** (component.xml) that contains definitions, macros, descriptors of custom, reusable, pluggable IPs that can be integrated into an electronic circuit system - in our case an embedded system.

	Project Summary × Package IP -	led_ip x led_ip_v1_0.vhd x IP Catalog x		
	Packaging Steps	File Groups		
	✓ Identification	Q ¥ € € + C		
LED_IP file/directory	 Compatibility File Groups Customization Parameters Ports and Interfaces 	Name	Library Name	Туре
		 hdl/led_ip_v1_0_S_AXI.vhd 		vhdlSource
		 hdl/led_ip_v1_0.vhd > > VHDL Simulation (2) 		vhdlSource
Structure		Software Driver (6) drivers/led_ip_v1_0/data/led_ip.mdd		mdd driver
	Addressing and Memory	drivers/led_ip_v1_0/data/led_ip.tcl drivers/led_ip_v1_0/src/Makefile		tclSource driver_src
	 Customization GUI 	drivers/led_ip_v1_0/src/led_ip.h drivers/led_ip_v1_0/src/led_ip.c	-	cSource d cSource d
	Review and Package	drivers/led_ip_v1_0/src/led_ip_selftest.c		cSource d
		□ xgui/led_ip_v1_0.tcl		tclSource
		Block Diagram (1)		tclSource

Modify peripheral template I. - HDLs

Open the "top-level" led_ip_v1_0.vhd

Add the following lines to the file:



86	Instantiation of Axi Bus Interface S_AXI
87	led_ip_v1_0_S_AXI_inst : led_ip_v1_0_S_AXI
88	generic map (
89	LED_WIDTH => LED_WIDTH, 5
90	C_S_AXI_DATA_WIDTH => C_S_AXI_DATA_WIDTH,
91	C_S_AXI_ADDR_WIDTH => C_S_AXI_ADDR_WIDTH
92)
93	port map (
94	LED => LED,
95	S_AXI_ACLK => s_axi_aclk,

89. line: map LED_WIDTH generic to a user_logic

94. line: map LED port to user logic

Modify peripheral template II. - HDLs

- - Open "sub-level" **led_ip_v1_0_S_AXI.vhd-t** (in the "user-logic")

Add the following lines to the file: : •



8. line: integer type generic constant – 4 (bit widh of the LED)

19. line: Expansion of entity's PORT Out direction, 4-bit, Little Endian std logic vector type, name: LED

380 381	Add user logic here	
382	LED <= slv_reg0(LED_WIDTH-1 downto 0);	3
383	User logic ends	
384		
385 e	nd arch_imp;	

388. line: own VHDL code soure here: mapping slv reg0 lower 4 bits to the LED (Little endian AXI Lite)!

Finally (CTRL+S or Save)



Synthesis – Package IP

- Flow Navigator menu → Run Synthesis (*Save before!)
 - Open Synthesized IP peripheral design, OK



- Warning messages are allowed (the design can be implemented),
- (Here you can simulate the behaviour of your IP periphery).

Project Manager \rightarrow Edit Package IP:

Edit Packaged IP

• Open led_ip

Package IP – Customization Parameters

Pa	ckaging Steps		Customization P	arameters				
~	Identification		Merge change	s from Customiza	ion Parameters Wiz	ard	2	
~	Compatibility		Q ∓ ₹	™ + C	Description		Display Name	Value
~	File Groups		🗸 🖨 Customizati	ion Parameters				
2	Customization Parameters		C_S_AXI	_DATA_WIDTH	Width of S_AXI data	a bus	C S AXI DATA WIDTH	32
-			C_S_AXI	_ADDR_WIDTH	Width of S_AXI add	ress bus	C S AXI ADDR WIDTH	4
1	Ports and Interfaces		C_S_AX	_BASEADDR			C S AXI BASEADDR	0xFFFFFFFF
			C_S_AXI	_HIGHADDR			C S AXI HIGHADDR	0x00000000
2	Review and Package		-					
2	Review and Package Name	Descr	iption	Display Name	Value	1		
2	Review and Package Name Customization Parameters	Descr	iption	Display Name	Value]		
2	Review and Package Name Customization Parameters C_S_AXI_DATA_WIDTH	Descr	iption of S_AXI data bus	Display Name C S AXI DATA WID	Value TH 32			
2	Review and Package Name Customization Parameters C_S_AXI_DATA_WIDTH C_S_AXI_ADDR_WIDTH 	Descr Width Width	iption of S_AXI data bus of S_AXI address bus	Display Name C S AXI DATA WID C S AXI ADDR WII	Value TH 32 DTH 4			
2	Review and Package Name Customization Parameters C_S_AXI_DATA_WIDTH C_S_AXI_ADDR_WIDTH C_S_AXI_BASEADDR	Descr Width Width	iption of S_AXI data bus of S_AXI address bus	Display Name C S AXI DATA WID C S AXI ADDR WII C S AXI BASEADD	Value TH 32 DTH 4 R 0xFFFFFFFF		Import IP parar	neters: hic
	Review and Package Name Customization Parameters C_S_AXI_DATA_WIDTH C_S_AXI_ADDR_WIDTH C_S_AXI_BASEADDR C_S_AXI_HIGHADDR	Descr Width Width	iption of S_AXI data bus of S_AXI address bus	Display Name C S AXI DATA WID C S AXI ADDR WII C S AXI BASEADD C S AXI HIGHADD	TH 32 TH 32 DTH 4 R 0xFFFFFFF R 0x0000000		Import IP parar	<mark>neters</mark> : hic sible:
	Review and Package Name Customization Parameters C_S_AXI_DATA_WIDTH C_S_AXI_ADDR_WIDTH C_S_AXI_BASEADDR C_S_AXI_HIGHADDR Hidden Parameters LED_WIDTH	Descr Width Width	iption of S_AXI data bus of S_AXI address bus	Display Name C S AXI DATA WID C S AXI ADDR WII C S AXI BASEADD C S AXI HIGHADD	Value TH 32 DTH 4 R 0xFFFFFFF R 0x00000000		Import IP parar parameter is vis LED WIDTH par	<mark>neters</mark> : hic sible: rameter
3	Review and Package Name Customization Parameters C_S_AXI_DATA_WIDTH C_S_AXI_ADDR_WIDTH C_S_AXI_BASEADDR C_S_AXI_HIGHADDR Hidden Parameters LED_WIDTH	Descr Width Width	iption of S_AXI data bus of S_AXI address bus Edit Parameter	Display Name C S AXI DATA WID C S AXI ADDR WII C S AXI BASEADD C S AXI HIGHADD d Width	Value TH 32 DTH 4 R 0xFFFFFFF R 0x00000000 4		Import IP parar parameter is vis LED_WIDTH par (generic)	<mark>neters</mark> : hic sible: rameter
3	Review and Package Name Customization Parameters C_S_AXI_DATA_WIDTH C_S_AXI_ADDR_WIDTH C_S_AXI_BASEADDR C_S_AXI_HIGHADDR Hidden Parameters LED_WIDTH 	Descr Width Width	iption of S_AXI data bus of S_AXI address bus Edit Parameter Add Parameter	Display Name C S AXI DATA WID C S AXI ADDR WII C S AXI BASEADD C S AXI HIGHADD d Width	Value TH 32 DTH 4 R 0xFFFFFFF R 0x00000000 4		Import IP parar parameter is vis LED_WIDTH par (generic)	<mark>neters</mark> : hic sible: rameter
3	Review and Package Name Customization Parameters C_S_AXI_DATA_WIDTH C_S_AXI_ADDR_WIDTH C_S_AXI_BASEADDR C_S_AXI_HIGHADDR Hidden Parameters LED_WIDTH	Descr Width Width	iption of S_AXI data bus of S_AXI address bus Edit Parameter Add Parameter Remove Parameter	Display Name C S AXI DATA WID C S AXI ADDR WII C S AXI BASEADD C S AXI HIGHADD d Width	Value TH 32 DTH 4 R 0xFFFFFFF R 0x00000000 4		Import IP parar parameter is vis LED_WIDTH par (generic)	<mark>neters</mark> : hic sible: rameter
3	Review and Package Name Customization Parameters C_S_AXI_DATA_WIDTH C_S_AXI_ADDR_WIDTH C_S_AXI_BASEADDR C_S_AXI_HIGHADDR Hidden Parameters LED_WIDTH	Descr Width Width	iption of S_AXI data bus of S_AXI address bus Edit Parameter Add Parameter Remove Parameter Import IP Parameters.	Display Name C S AXI DATA WID C S AXI ADDR WII C S AXI BASEADD C S AXI HIGHADD d Width	Value TH 32 DTH 4 R 0xFFFFFFF R 0x00000000 4		Import IP parar parameter is vis LED_WIDTH par (generic)	<mark>neters</mark> : hic sible: rameter

Package IP – Customization GUI



Package IP – Review and Package

Packaging Steps	Review and Package	mber where the		
 Identification 	Summary "led_i	p" project was gene	rated	
 Compatibility 	Display name: led_ip_v1.0			
 File Groups 	Description: My new AXI LED IP		ר –	
 Customization Parameters 	Root directory: c:/vivado_2020_2/IP_I	Repo/led_ip_1.0		
 Ports and Interfaces 	After Packaging		fackager fy settings related to IP Packager.	<u> </u>
 Addressing and Memory 	An archive will not be generated. Us IP will be made available in the cat	se the settings link below to change you alog using the repository -	It Values	
Customization GUI	c:/vivado_2020_2/IP_Repo/led_ip_1	0	he following values will be automatically applied after finishing te IP Packager Wizard.	
Review and Package	Edit packaging settings 3		brary: user 😵	
Herew and Fackage	<u> </u>	Re-Package IP	ategory: /UserIP ③	
		IP Defaults	Automatic Behavior	
		webTalk	After Packaging	
		> Text Editor	4 Create archive of IP	
		> Colors	Add IP to the IP Catalog of the current project Image: Close IP Packager window	
		Selection Rules Shortcuts	Include Source project archive	
		> Strategies > Window Behavior	Edit IP in IP Packager	
			✓ Delete project after packaging	
5.) OK.			File Extensions to Filter on Add Directory	
Finally Re-Pac	kage IP $ \rightarrow YES$		Create a list of file extensions that will be automatically filtered when adding a directory to a File Group.	
	to motionally along)		+ -	

Return to LAB03

- Open project \rightarrow Choose "LAB03"
 - Project Manager \rightarrow Settings
 - Select IP \rightarrow + \rightarrow Add IP path

Flow Navigator	
✓ PROJECT MANAGER	^
🔅 Settings	

Simulation Elaboration Synthesis		
Implementation		Browse for IP repositor
Bitstream	c:/vivado_2020_2/IP_Repo (Project)	and add 🛨 "IP_repo"
Repository Packager		your project
Tool Settings	Refresh All	
Project		
IP Defaults		
> XHub Store		
Source File		
Display		
WebTalk		
Help		
> Text Editor		
3rd Party Simulators		
> Colors		
Selection Rules		
Shortcute		
Shortcuts		
3rd Party Simulators > Colors Selection Rules Shortcute		

Adding and connecting PL side LED_IP to the base system I.

New IP core can be added in Vivado (two options):

a.) Block Diagram View \rightarrow Add IP

b.) Open IP Catalog -> Select IP \rightarrow Double-click \rightarrow Add IP to Block Design

Add your own LED_IP peripheral on the PL side to the BSB

		Project Summary > IP Catalog × 1	? 🗆 🖒
Change to		Cores Interfaces	
IP Catalog vie	ew	Q ≚ ≑ ≇ ⊷, ⊁ ⊘ ⊕ ⊕	٥
	_	Search: Q- led (1 match)	
		Name ^1 AXI4 Status License VLNV	
		 User Repository (e:/BER_2019_Vivado2018.3/IP_Repository) AXI Peripheral 	
		Fied_ip_v1.0 AXI4 Pre Included xilin	
		Details Add IP (double click, or +)	
		Version: 1.0 (Rev. 2)	^
		Interfaces: AXI4	
		Description: Sajat AXI LED IP Periferia	
2		Status: Pre-Production	
		License: Included	
Select		Vendor. Allinx, Inc. (?) Would you like to add 'led_ip_v1.0' IP to your block desig it as an RT_module to your project?	gn, or customize it and add
LED_IP		Repository: e:/BER_2019_Vivado2018.3/IP_Repository	Cancel

Adding and connecting PL side LED_IP to the base system II.

Now, for your own IP module (LED_IP) you need to configure the following in Vivado (can be manual / automatic!):

- a.) interface connection between IP module and bus system (AXI),
- b.) assignment of the IP module to an **address** range (Base-High Addresses),
- c.) assigning **I/O ports** of IP modules to external ports,
- d.) finally, assigning external ports to physical FPGA pins
 (.XDC editing) IO planning.

Block diagram

Double-click on **led_ip_0** and examine its parameters.



Parameterising of LED_IP

🝌 Re-customize IP		×	
led_ip_v1.0 (1.0)		A	
1 Documentation 📄 IP Location			
Show disabled ports	Component Name led_ip_0 C S AXI BASEADDR 0xFFFFFFF C S AXI HIGHADDR 0x0000000	©	Check LED_WIDTH:=4 (Zybo has 4 LEDs)
+ S_AXI s_axi_aclk LED[3:0] •			Other address values remain default.
	Led Width4C S Axi Data Width32C S Axi Addr Width4		
		OK Cancel	

Connect LED_IP



Completed block design



LED_IP – configure memory address

- Block Design \rightarrow Select "Address Editor"
- Assign the unmapped IP peripheral into the memory address:
 - a.) automatically address generation vs. b.) manually (now)



*Address ranges must be aligned into 2ⁿ size and cannet be overlapped!

LED_IP – Assign external ports

led_ip_0 must be connected to the FPGA pins on the ZyBo card:

- 1.) The data ports of the LED_IP instance must be connected to the external physical FPGA pins,
- 2.) If necessary, define the names of the external ports (e.g. led_pin), then
- 3.) In the <system>.XDC file, the pin of the FPGA must be specified.



Block Design – Layout synthesis

- Refresh the Block Design:
 - Regenerate Layout
 C
 - Validate Design (DRC)
 - Flow Navigator \rightarrow Run Synthesis \triangleright Run Synthesis
 - Then Open Synthesized Design , OK
- Final step, assign led_pin<3:0> to FPGA IO pins!

Layout menu -> IO planning layout view



IO planning – pin assignments

We use now I/O planning (GUI) for pin assignments!



File \rightarrow Save Constraints or CTRL+S. Then, save the XDC file as: "lab03.xdc"

Implementation and Bitstream generation

• Flow Navigator menu \rightarrow **Run Implementation**

Run Implementation

- It can filter out possible wrong assignments / errors,
- Warning messages are allowed (the design can be implemented),
- Some floating wires are also allowed (e.g. Peripheral Reset, etc.).
- While Vivado is working you can check out the synthesis/implementation reports!
- Finally, run the Bitstream generation:
- Flow Navigator → Generate Bitstream

Implementation reports

- Question-1.) how many resources are occupied on PL?
- Solution: Reports \rightarrow Report Utilization (or Project Summary Σ)

+Site Type	+ Used	Fixed	Available	++ Util%
Slice LUTs LUT as Logic	673 611	0	17600 17600	3.82
LUT as Memory	62	0	6000	1.03
LUT as Shift Register	62	0		
Slice Registers	994	0	35200	2.82
Register as Flip Flop	994	0	35200	2.82

VIVADO Export HW → VITIS (~SDK)

• File \rightarrow Export \rightarrow Export Hardware...

2020.x: at least an Implemented Design must be able to be exported to HW!

À Export Hardware Platform	m	×
HLx Editions	Export Hardware Platform This wizard will guide you through the <u>export of a hardware platform for use in the Vitis</u> or PetaLinux software tools. To export a hardware platform, you will need to provide a name and location for the exported file and specify the platform properties. Platform type	
E XILINX.	Eixed A platform supporting embedded software development only. Expandable A platform supporting acceleration.	
	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Cancel	

VIVADO Export HW → VITIS (cont.)

Select "Include bitstream" option as output:

	Hence the PL (FPGA) side has been configured, a bitstream
🝌 Export Hardware Platform	(.BIT) file generation is required!
Output	
Set the platform properties to inform downstream tools of the intended use	of the target platform's hardware design. 🥼 🖡
 Pre-synthesis This platform includes a hardware specification for downstream solution 	tware tools.
1 Include bitstream This platform includes the complete hardware implementation and software tools.	bitstream, in addition to the hardware specification for
< B	ack <u>N</u> ext > <u>F</u> inish Cancel

Export HW → VITIS (cont.)

Set XSA* file name and export directory path:



*Xilinx® Support Archive: new hw descriptor format since VITIS 2020.x (see the next slide)



USING XILINX VITIS

LAB03. Creating a software test application for MyLED IP





Európai Strukturális és Beruházási Alapok



MAGYARORSZÁG Kormánya

VITIS – General steps of application development

- 1. Creating a Vivado project, then Export HW \rightarrow VITIS, $\sqrt{}$
- 2. Creating a new application or an application generated from a C/C ++ template (e.g. *MyLEDApp* as system monitor test):
 - a. Importing .XSA
 - b. Generating and compiling an application project containing a platform and a domain inside (~BSP: Board Support Package),
 - c. Generating a Linker Script (specifying memory sections, . LD),
 - d. Writing / generating and compiling the SW application
- 3. Creating a 'Debug Configuration' for hardware debugging
- 4. Connecting and setup a JTAG-USB programmer,
 - Configuring the FPGA (.BIT hence PL-side was set)
- 5. Setup a Serial terminal/Console (USB-serial port),
- 6. Debug (insert breakpoints, stepping, run, etc.)





From Vivado: Tools menu \rightarrow Launch VITIS IDE

OR externally

Start menu \rightarrow Programs \rightarrow Xilinx Design Tools \rightarrow Xilinx VITIS 2020.2

Do Not run Xilinx VITIS HLS 2020.2 !

- Set workspace directory properly (1ab03):
 - Recommended to use vitis_workspace as a subdirectory in your lab folder. Launch it...



Xilinx VITIS – Create Application

Recall the steps of the former LAB01/LAB02 ...

1. Create a new application project

- File \rightarrow New \rightarrow Application Project...

2. Platform – Create a new platform from HW (XSA)

- Browse... for LAB03 system_wrapper.xsa. Open it.
- ! Do not select the "Generate boot components"

3. Application project details

- Type "Myledapp" as project name
- Type "MyLEDApp_system" as system project name
- Select ps7_cortexa9_0 as target ARM core 0
- 4. Domain: leave settings as default (standalone)

Example I.) Creating MyLEDApp as empty application

Vew Application Project	
Templates	
Select a template to create your project.	
Available Templates:	
Find:	Hello World
✓ SW development templates	Let's say 'Hello World' in C.
Dhrystone	
1 Empty Application	1. Select "Empty Application".
Empty Application (C++)	FINISH.
Hello World	2 It will take at the institute of
IwIP Echo Server	2. It will takes "Imin time 🔘
IwIP TCP Perf Client	
IwIP TCP Perf Server	
IwIP UDP Perf Client	
IwIP UDP Perf Server	
Memory Tests	
OpenAMP echo-test	
OpenAMP matrix multiplication Demo	
OpenAMP RPC Demo	
Peripheral Tests	
RSA Authentication App	
Zyng DRAM tests	

VITIS GUI – Main window (HW)

🖌 workspace - system_wrapper/platform.spr - Vitis IDE									- 0 X
File Edit Search Xilinx Project Window Help									
📸 🕶 📓 🐚 🕲 🕶 🗞 🕶 🏘 🕶 🔕 🕶 🐼 🖝 🕼 🗢 🗢	=> •								९ 🛛 📝 Design 🕸 Debug
🖳 Explorer 🛛 🖹 🖼 🕴 🗖 🗖	🛎 MyLEDApp_system 🛛 💥 MyLEE	App 🖌 🖌 syster	m_wrapper ⊠				- 0	🗄 Outline 🖾	
 MyLEDApp_system [system_wrapper] MyLEDApp [standalone_ps7_cortexa9_0] 	Hardware Platform Specification								tive editor that provides an
> By includes	Design Information								
× MyLEDApp.prj	Target FPGA Device: 7z010 Part: xc7z010clg4 Created With: Vivado 2020 Created On: Tue Apr 16 2	00-1 .2 23:05:29 2024							
> Ca hw	Note: To view ip parameters, doubl	e-click on the cell	containing ip name	in any of the below t	ables.				
> 🔁 logs	from the tracks of a state of the second	· · · · · · · · · · · · · · · · · · ·			e				
> 😕 ps7_cortexa9_0	Address Map for processor ps7_c	ortexa9[0-1]							
😂 resources	Filter:	n:	30 Loaded - 3	0 Shown - 1 Selected	I - [Custom: Table Defaul	lt]			
platform.spr platform.tcl	Cell	Base Address	High Address	Slave Interface	Addr Range Type				
	led_ip_0	0x41220000	0x4122ffff	S_AXI	register				
	pb	0x41210000	0x4121ffff	S_AXI	register 7				
	ps7_afi_0	0xf8008000	0xf8008fff		register				
✓ Assistant III	ps7_afi_1	0xf8009000	0xf8009fff	-	register		Lad ID Oradala		a secol
✓ ■ MyLEDApp_system [System]	ps7_afi_2	0xf800a000	0xf800afff		register		Led_IP_U: addr	ess ma	p and
 MyLEDApp [Application] 	ps7_afi_3	0xf800b000	0xf800bfff		register		specification of		ustom ID
🔨 Debug	ps7_coresight_comp_0	0xf8800000	0xf88fffff	<u> </u>	register		specification of	your c	
🔨 Release	ps7_ddr_0	0x00100000	0x1fffffff	2	memory		core		
🔨 Debug	ps7_ddrc_0	0xf8006000	0xf8006fff		register				
🔨 Release	ps7_dev_cfg_0	0xf8007000	0xf80070ff	-	register				
system_wrapper [Platform]	Main Hardware Specification							-	
	Wall Thardwale Specification								
	📮 Console 🛛 🖹 Problems 🗐 Viti	s Log 🛈 Guidanc	æ				公 4		
	Build Console [MyLEDApp, Debug]								
									•
									• ,

VITIS – Add Driver Repository

Xilinx menu \rightarrow SW Repositories

Vreferences		– 🗆 X	New \rightarrow global location when	e y
type filter text	Add, remove or change the order of software repositories.	⇔ ▼ ⇔ ▼ §	created your IP with the prev	<mark>/iοι</mark>
✓ Xilinx	Local Repositories (available to the current workspace)		LED IP Package manager (ad	d tl
Example Repositories Guidance	C:\vivado_2020_2\IP_Repo\led_ip_1.0	New	2 directory level where your du	rive
Library Repositories		Remove	are located	IVC
Project Preferences Software Repositories	1)	Up		
Toolchain Preferences		Down	<pre><dir>\led_ip_1.0).</dir></pre>	
> Additional		Relative		
	Global Repositories (available across workspaces)			1
		New	3 C:\vivado_2020_2\IP_Repo\led_ip_1.0)
		Remove		1
		IIn	ppa	
		Deurs	Néu	1
		Down	Nev	
	C:/Xilinx/Vitis/2020.2/data/embeddedsw		bd	
			_ 53	
			drivers	
			example_designs	
	Rescan Repositories			
			hdl	
	Note: Local repository settings take precedence over global repository settings	2 2 1	🚞 xgui	
	Restore Defaults Apply			۰.
(2) bu Z	4 Apply and Clos	e Cancel		Δ.
	Global Repositories (available across workspaces) Installation Repositories C:/Xilinx/Vitis/2020.2/data/embeddedsw Rescan Repositories Note: Local repository settings take precedence over global repository settings Restore Defaults Apply Apply and Clos	New Remove Up Down	C:vivado_2020_2: IP_Repo: Ied_ip_1.0	

Note:

u

VITIS – Main window (SW-driver)

┥ workspace - system_wrapper/platform.spr - Vitis IDE							- 0 ×
File Edit Search Xilinx Project Window Help							
🖆 🕶 📓 🐚 🕲 🕶 🗞 🕶 🕸 🕶 🔕 🕶 🔗 🕶 🖾 💋 🖬 😳 🗇 🕶 🗠	• •					م	📝 Design 🎋 Debug
🔁 Explorer 🛛 🕞 🖼 🖇 🖓 🗖	✓ system_wrapper 🖾				- 8	🗄 Outline 🖾	- 0
 ✓ Explored vs ✓ MyLEDApp_system [system_wrapper] ✓ Image: MyLEDApp [standalone_ps7_cortexa9_0] > Image: Since Sin	type filter text type filter text System_wrapper (Out-of-date) > ps7_cortexa9_0 > Board Support Package	Board Support Package View current BSP settings, or configure settings like STDIO peripheral selection, compiler flags, SW intrusive profiling, add/remove libraries, assign drivers to peripherals, change versions of OS/libraries/drivers etc. Modify BSP Settings Reset BSP Sources A BSP settings file is generated with the user options selected in the settings dialog. To use exising settings, click the below link. This operation clears any existing modifications done. All the subsquent changes are applied on top of the loaded settings. Load BSP settings from file Operating System Name: standalone Version: 7.3 Standalone is a simple, low-level software layer. It provides access to basic processor features such as Description: caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit. Documentation: standalone v7 3					There is no active editor that provides an outline.
 MyLEDApp_system [System] MyLEDApp [Application] Debug Release Debug Release system_wrapper [Platform] 	Main Hardware Specification ☐ Console ☐ Problems ☐ Vitis Log (Build Console [MyLEDApp_system, Debug]	Name dip led_ip_0 pb ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 pc7_ddr_0	Driver gpio led_ip gpio generic generic generic coresightps_dcc ddroc	Documentation - - - - - Documentation Link Documentation Link	Examples Import Examples Led_IP_0: check (led_ip) If you see "gen led_ip is not ye the correct drive	c the driv eric", th et assign ver!	er en the ed to

VITIS – Set LED_IP driver

Project Explorer → **Right Click** MyLEDApp's → **Board** lacksquare**Support Package Settings**

	Soard Support Package	e Settings				×
	Board Support Packag Control various settings o	je Settings f your Board Support Packa	ige.			
1	 Overview standalone drivers ps7_cortexa9_0 	Drivers The table below lists a its version) assigned for peripheral, please cho	all the components found in or each component. If you c pose 'none'.	your hardware system. Y lo not want to assign a d	'ou can modify the drive river to a component or	er (or
		Component ps7_cortexa9_0 dip	Component Type ps7_cortexa9 axi gpio	Driver cpu_cortexa9 gpio	Driver Version 2.10 4.7	
		led_ip_0	led_ip	led_ip	1.0	
		pb	avi_gpio	gpio 2	4.7	
From dr	op down	ps7_afi 0	ps7_afi	generic	<mark>2.1</mark>	3
list selec	t the	ps7_afi_1	ps7_afi	generic	2.1	
proper "	led ip"	os7 afi 2	ps7 afi	aeneric	2.1	
driver (ii generic	nstead of and none).				OK Cance	el

VITIS – SW project

- Project Explorer → double click on
 lab3_led_ip.c → Open the Outline → double
 click on xparameters.h
 (This important header file can be generated after
 BSP compiled, and parameter values derived from
 Vivado settings)
- #define XPAR_LED_IP_0_DEVICE_ID 0
 This macro defines our "LED_IP" custom peripheral
- This #define can be used to write to LEDs

LED_IP drivers

- Path :
 - <lab03_project>\system_wrapper\hw\drivers\
 led_ip_v1_0\src
- Investigate the content of .c, and .h source files (generated from Vivado tool)!
- Writing to the LED:

#define LED_IP_mWriteReg(BaseAddress, RegOffset, Data) \
 Xil_Out32((BaseAddress) + (RegOffset), (u32)(Data))

Analyzing LED_IP application

- 1.) Read the actual state of **dip** switches (in an infinte loop)
- 2.) Write the value of dip switches on our LED_IP



Important Remark* - Makefile

*There is a build problem with VITIS 2020.x when creating a custom AXI-lite based IP. Makefile generation did not work properly (build error).

```
1. Open system_wrapper\ps7_cortexa9_0\standalone_ps7_cortexa9_0\
bsp\ps7_cortexa9_0\libsrc\led_ip_v1_0\src\Makefile
```



Generate Linker Script & Build

- Generate Linker Script to the internal on-chip PS7
 RAM0
 - Set the Heap / Stack size to **1KB**!
 - Now rebuild the MyLEDApp again

Q: What is the size of MyLEDApp.elf binary?

'Invoking: ARM v7 Print Size'
arm-none-eabi-size MyLEDApp.elf |tee "MyLEDApp.elf.size"
 text data bss dec hexfilename
 23368 1176 8248 32792 8018 MyLEDApp.elf
'Finished building: MyLEDApp.elf.size'

MyLEDApp – Verification result

• Check debug output on VITIS terminal. What did you experience?

```
Connected to COMX at 115200
-- Start of the LabO3 LedIP Program --
Dip Switches initialized successfully!
Push Buttons initialized successfully!
State of Dip switches 15!
State of Dip switches 0!
State of Dip switches 3!
```

LAB03 – Summary

- To the ARM-AXI based system created in the previous (5. LAB02_A), here we designed and added a new PL-side custom LED IP peripheral, which is not part of the Vivado IP Catalog.
- Peripheral were properly configured to the BSB and connected to the external I/O pins of the FPGA.
- We examined both the Block Diagram and the report files.
- Finally, we verified the completed embedded system (HW+FW) and the correct operation of a SW application (MyLEDApp) in VITIS unified environment.

Task – Calculator test

- Create a **Calculator** SW application project (*CalcTest*)
- Modify the previous MyLEDApp SW application to implement a calculator capable of 4 basic operations.
 - Two operands (A,B) will be 2-2 bits, each: A[1:0], B[1:0], which are the values of the **dip switches (dip)**.
 - The following operations can be performed using **pushbuttons** (**pb**):
 - pb[2:0] = "000" : addition,
 - pb[2:0] = "001" : subtraction,
 - pb[2:0] = "010" : multiplication,
 - pb[2:0] = "011" : division.
 - pb[2:0] = "100" : exit
 - Display the results of these operations with only the integer part of the division - on MyLED[3:0] (also with xprintf())

CalcTest – Verification result

• Check debug output on VITIS terminal. What did you experience?

```
Calculator Program --
Dip Switches initialized successfully!
Push Buttons initialized successfully!
Note: Addition [+]: PB[2:0]=000
      Subtraction [-]: PB[2:0]=001
      Multiplication [*]: PB[2:0]=010
      Division [/]: PB[2:0]=011
      Exit : PB[2:0]=100
Initial value of result = 0
Partial result after addition 3 + 3 = 6
Partial result after subtraction 3 - 3 = 0
Partial result after multiplication 3 \times 3 = 9
Partial result after division 3 / 3 = 1
Partial result after addition 2 + 3 = 5
Partial result after subtraction 2 - 3 = -1
Partial result after multiplication 2 \times 3 = 6
Partial result after division 2 / 3 = 0
Exiting from Lab3a calculator!
```



EFOP-3.4.3-16-2016-00009

A felsőfokú oktatás minőségének és hozzáférhetőségének együttes javítása a Pannon Egyetemen

THANK YOU FOR YOUR KIND ATTENTION!





Európai Unió Európai Strukturális és Beruházási Alapok

BEFEKTETÉS A JÖVŐBE



Magyarország Kormánya